

FEATURES

- Low Start-Up Current (<0.5 mA)
- Trimmed Oscillator Discharge Current
- Current Mode Operation to 500 kHz
- Automatic Feed-Forward Compensation
- Latching PWM for Cycle-by-Cycle Currenttimiting
- Internally Trimmed Reference With Undervoltage Lockout
- High-Current Totem-Pole Output Undervoltage Lockout With Hysteresis
- Double-Pulse Suppression



DESCRIPTION/ORDERING INFORMATION

The TL284xB and TL384xB series of control integrated circuits provide the features that are necessary to implement off-line or dc-to-dc fixed-frequency current-mode control schemes, with a minimum number of external components. Internally implemented circuits include an undervoltage lockout (UVLO) and a precision reference that is trimmed for accuracy at the error amplifier input. Other internal circuits include logic to ensure latched operation, a pulse-width modulation (PWM) comparator that also provides current-limit control, and a totem-pole output stage designed to source or sink high-peak current. The output stage, suitable for driving -channel MOSFETs, is low when it is in the off state.

The TL284xB and TL384xB series are pin compatible with the standard TL284x and TL384x with the following improvements.

Major differences between members of these series are the UVLO thresholds and maximum duty-cycle ranges. The TLx842B and TLx843B devices can operate to duty cycles approaching 100% daty-cycle range of 0% to 50% is obtained by the TLx844B and TLx844B and TLx844B by the addition of an internal togeflate flow

to 50% is obtained by the TLx844B and TLx845B by the addition of an internal toggflel p-flop, which blanks the output off every other clock cycle.The TL284xB-series devices are characterized for

operation from -40°C to 85°C. The TL384xB-series devices are characterized for operation from 0°C to 70°C.

型号	封装	私印	UVLO On	UVLO OFF	Maximum DutyCycle	
TL2842BP-TUDI	DIP8	TL2842BP	16. OV	10. OV 《100%		
TL2842P-TUDI	DIP8	TL2842P	16. OV	10. OV	<100	
TL2843BP-TUDI	DIP8	TL2843BP	8.4V	7.6V	« 50%	
TL2843P-TUDI	DIP8	TL2843P	8.4V	7.6V	<50	
TL2844P-TUDI	DIP8	TL2844P	16. OV	10. OV	<100	
TL2845P-TUDI	DIP8	TL2845P	8.4V	7.6V	<50	
TL3842BP-TUDI	DIP8	TL3842BP	16. OV	10. OV	« 100%	
TL3842P-TUDI	DIP8	TL3842P	16. OV	10. OV	<100	
TL3843BP-TUDI	DIP8	TL3843BP	8.4V	7.6V	« 50%	
TL3843P-TUDI	DIP8	TL3843P	8.4V	7.6V	<50	
TL3844BP-TUDI	DIP8	TL3844BP	16. OV	10. OV	× 100%	
TL3844P-TUDI	DIP8	TL3844P	16. OV	10. OV	<100	
TL3845BP-TUDI	DIP8	TL3845BP	8.4V	7.6V	« 50%	
TL3845P-TUDI	DIP8	TL3845P	8.4V	7.6V	<50	
TL2842BDR-8-TUDI	SOP8	2842B	16. OV	10. OV	× 100%	
TL2842DR-8-TUDI	SOP8	TL2842	16. OV	10. OV	<100	
TL2843BDR-8-TUDI	SOP8	2843B	8.4V	7.6V	« 50%	
TL2843DR-8-TUDI	SOP8	TL2843	8.4V	7.6V	<50	
TL2844BDR-8-TUDI	SOP8	2844B	16. OV	10. OV	«100%	
TL2844DR-8-TUDI	SOP8	TL2844	16. OV	10. OV	<100	
TL2845BDR-8-TUDI	SOP8	2845B	8.4V	7.6V	« 50%	
TL2845DR-8-TUDI	SOP8	TL2845	8.4V	7.6V	<50	
TL3842BDR-8-TUDI	SOP8	3842B	16. OV	10. OV	« 100%	
TL3842DR-8-TUDI	SOP8	TL3842	16. OV	10. OV	<100	
TL3843BDR-8-TUDI	SOP8	3843B	8.4V	7.6V	« 50%	
TL3843DR-8-TUDI	SOP8	TL3843	8.4V	7.6V	<50	
TL3844BDR-8-TUDI	SOP8	3844B	16. OV	10. OV	« 100%	
TL3844DR-8-TUDI	SOP8	TL3844	16. OV	10. OV	<100	
TL3845BDR-8-TUDI	SOP8	3845B	8. 4V	7.6V	\$50%	
TL3845DR-8-TUDI	SOP8	TL3845	8.4V	7.6V	<50	

PIN CONNECTION

(TOP VIEW)



PIN FUNCTION

Ν	FUNCTION	DESCRIPTION
1	COMP	This pin is the Error Amplifier output and is made for loop compensation.
2	V _{FB}	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	I _{SENSE}	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	R _T /C _T	The oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground.
5	GROUND	This pin is the combined control circuitry and power ground.
6	OUTPUT	This output directly drives the gate of a power MOSFET. Peak currents up to 1A are sourced and sink by this pin.
7	V _{CC}	This pin is the positive supply of the integrated circuit.
8	V _{ref}	This is the reference output. It provides charging current for capacitor C_T through resistor R_T .

BLOCK DIAGRAM



Absolute Maximum Ratings

Characteristic	Symbol	Value	Unit
Supply Voltage (low impedance source)	V _{cc}	30	V
Output Current	Ι _ο	±1	А
Input Voltage (Analog Inputs pins 2,3)	V ₁	-0.3 to 5.5	V
Error Amp Output Sink Current	I _{SINK (E.A)}	10	mA
Power Dissipation ($T_A=25^{\circ}C$)	Po	1	W
Storage Temperature Range	Tstg	-65 to150	°C
Lead Temperature (soldering 5 sec.)	TL	260	°C

Characteristics	Symbol	Test Condition	Min	Тур	Max	Unit		
Reference Section								
Reference Output Voltage	V_{REF}	$T_{J} = 25^{\circ}C, I_{REF} = 1 \text{ mA}$	4.9	5.0	5.1	V		
Line Regulation	ΔV_{REF}	$12V \leq V_{CC} \leq 25 V$		6.0	20	mV		
Load Regulation	ΔV_{REF}	$1~mA \leq I_{REF} \leq 20mA$		6.0	25			
Short Circuit Output Current	I _{SC}	T _A = 25°C		-100	-180	mA		
Oscillator Section	Oscillator Section							
Oscillation Frequency	f	T _J = 25°C	47	52	57	KHz		
Frequency Change with Voltage	$\Delta f / \Delta V_{CC}$	$12V \le V_{CC} \le 25 V$		0.05	1.0	%		
Oscillator Amplitude	V _(OSC)	(peak to peak)		1.6		V		
Error Amplifier Section								
Input Bias Current	I _{BIAS}	V _{FB} =3V		-0.1	-2	μA		
Input Voltage	V _{I(E.A)}	V _{pin1} = 2.5V	2.42	2.5	2.58	V		
Open Loop Voltage Gain	A _{VOL}	$2V \le V_0 \le 4V$	65	90		dB		
Unity Gain Bandwidth	UGBW	T _j =25 ⁰ C, Note 3	0.5	0.6		MHz		
Power Supply Rejection Ratio	PSRR	$12V \le V_{CC} \le 25 V$	60	70		dB		
Output Sink Current	I _{SINK}	V _{pin2} = 2.7V, V _{pin1} = 1.1V	2	7		mA		
Output Source Current	ISOURCE	V _{pin2} = 2.3V, V _{pin1} = 5V	-0.5	-1.0		mA		
High Output Voltage	V _{OH}	V_{pin2} = 2.3V, R_L = 15K Ω to GND	5.0	6.0		V		
Low Output Voltage	V _{OL}	V_{pin2} = 2.7V, R _L = 15K Ω to PIN 8		0.8	1.1	V		
Current Sense Section		. `		•	•			
Gain	Gv	(Note 1 & 2)	2.85	3.0	3.15	V/V		
Maximum Input Signal	V _{I(MAX)}	V _{pin1} = 5V (Note1)	0.9	1.0	1.1	V		
Supply Voltage Rejection	SVR	$12V \le V_{CC} \le 25 V$ (Note 1)		70		dB		
Input Bias Current	I _{BIAS}	V _{pin3} = 3V		-3.0	-10	μA		
Output Section			-					
Low Output Voltage	V _{OL}	I _{SINK} = 20 mA		0.08	0.4			
		I _{SINK} = 200 mA		1.4	2.2	V		
High Output Voltage	V _{он}	I _{SINK} = 20 mA	13	13.5		v		
		I _{SINK} = 200 mA	12	13.0				
Rise Time	t _R	$T_J = 25^{\circ}C, C_L = 1nF$ (Note 3)		45	150	nS		
Fall Time	t⊧	$T_J = 25^{\circ}C, C_L = 1nF$ (Note 3)		35	150	115		
Undervoltage Lockout Section			·					
Start Theshold	$V_{\text{TH(ST)}}$	TL2842/44,TL3842/44	14.5	16.0	17.5	V		
		TL2843/45,TL3843/45	7.8	8.4	9.0	v		
Min. Operating Voltage	$V_{OPR(min)}$	TL2842/44,TL3842/44	8.5	10	11.5	V		
(After Turn On)		TL2843/45,TL3843/45	7.0	7.6	8.2	v		
PWM Section				1	r			
Max. Duty Cycle	D _(MAX)	TL2842/43,TL3842/43	95	97	100			
		TL2844/45,TL3844/45	47	48	50	%		
Min. Duty Cycle	D _(MAX)				0			
Total Standby Current								
Start–Up Current	I _{ST}	TL3842/43/44/45		0.17	0.3	mA		
Operating Supply Current	I _{CC (OPR)}	$V_{pin3} = V_{pin2} = 0V$		13	17			
Zener Voltage	Vz	I _{cc} =25 mA	30	38		V		

Electrical characteristics (* V_{cc} =15V, R_T=10k Ω , C_T=3.3nF, T_A=0^oC to +70^oC, unless otherwise specified)

* Adjust $V_{\rm CC}$ above the start threshold before setting it to 15V. Note 1: Parameter measured at trip point of latch with $V_{\rm pin2}{=}0.$

Note 2: Gain defined as $A=\Delta V_{pin}/\Delta V_{pin3}$; $0 \le V_{pin3} \le 0.8V$. Note 3: These parameters, although guaranteed, are not 100% tested in production.

APPLICATION INFORMATION



Figure 1. Error Amp Configuration



Figure 2. Under voltage Lockout



Figure 4. Slope Compensation Techniques



SCR must be selected for a holding current of less than 0.5mA. The simple two transistor circuit can be used in place of the SCR as shown.

Figure 5. Latched Shutdown





 \mbox{Error} Amp compensation circuit for stabilizing current-mode boost and flyback topologies operating with continuous inductor current.

Figure 6. Error Amplifier Compensation



Figure 7. External Clock Synchronization



Figure 8. Soft-Start Circuit

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 1. Timing Resistor vs. Oscillator Frequency



Figure 3. Maximum Output Duty Cycle vs. Timing Resistor (TL3842/43)









Frequency





Figure 7. Output Saturation Voltage vs. Load Current $T_A = 25^{\circ}C$



Figure 8. Supply Current vs. Supply Voltage



Figure 9. Oscillator and Output Waveforms

PACKAGE



Important statement:

TUDI Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

TUDI Semiconductor Co,Ltd. the performance of the semi conductor products produced by the company can reach the performance indicators that can be applied at the time of sales. the use of testing and other quality control technologies is limited to the quality assurance scope of TUDI semiconductor . Not all parameters of each device need to be tested. The above documents are for reference only, and all are subject to the physical parameters.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.