JK-mSMD200 PPTC DEVICES Part Number: Q/JKTD-24-200

JK 200



Edition: AO

Page No: 1 OF 3



Terminal pad materials :Tin-Plated Nickle-copper

Terminal pad solderability : Meets EIA specification RS 186-9E and ANSI/J-STD-002 Category 3.

Marking : JK200=1812(200)

D

В

Madal	Montring	А		В		С		D	Е
Model	Marking	Min.	Max.	Min.	Max.	Min.	Max	Min.	Min
JK-mSMD200	JK200	4.37	4.73	3.07	3.41	0.80	1.60	0.30	0.25

C

E

Table2 :PERFORMANCE RATINGS:

Madal	V _{max}	I _{max}	Ihold	I _{trip}	P _d	Maximum Time To Trip		Resistance		
Model	(Vdc)	(A)	@25°C (A)	@25°C (A)	Typ (W)	Current	Time	Ri _{min}	Ri _{typ}	R1 _{max}
			(A)			(A)	(Sec)	(Ω)	(Ω)	(Ω)
JK-mSMD200	24	100	2.00	4.00	0.8	8.0	2.00	0.020	0.032	0.120

Table3:Test Conditons and Standards

Item	Test Conditon	Standard		
Initial Resistance	25°C	$0.020{\sim}0.120\Omega$		
I _H	25°C, 2.00A, 60min	No Trip		
Ttrip	25°C, 8.0A	≤2.00s		
Trip endurance	24V, 100A, 1hr	No arcing or burning		

Operating Temperature: -40℃ TO 85℃ Packaging: Bulk ,1500pcs per bag

E-mail:customer@jkpptc.com

JK-mSMD200 PPTC DEVICES Part Number: Q/JKTD-24-200



Solder reflow conditions



Profile Feature	Pb-Free Assembly			
Average ramp up rate (Ts _{MAX} to Tp)	3°C/second max.			
Preheat				
 Temperature min. (Ts_{MIN}) 	150°C			
 Temperature max. (Ts_{MAX}) 	200°C			
 Time (ts_{MIN} to ts_{MAX}) 	60-120 seconds			
Time maintained above:				
• Temperature (T _L)	217°C			
• Time (t _L)	60-150 seconds			
Peak/Classification temperature (Tp)	260°C			
Time within 5°C of actual peak temperat	ure			
Time (tp)	30 seconds max.			
Ramp down rate	3°C/second max.			
Time 25°C to peak temperature	8 minutes max.			

• Recommended reflow methods: IR, vapor phase oven, hot air oven, N2 environment for lead-free.

• Devices are not designed to be wave soldered to the bottom side of the board.

• Recommended maximum paste thickness is 0.25mm (0.010inch).

• Devices can be cleaned using standard industry methods and solvents.

• Soldering temprature profile meets RoHs leadfree process.

Note: All temperatures refer to topside of the package, measured on the package body surface.

Notes: If reflow temperatures exceed the recommended profile, devices may not meet the performance requirements



Edition: A0

Page No: 2 OF 3

JK-mSMD200 PPTC DEVICES Part Number: Q/JKTD-24-200



Recommended pad layout (mm)



WARNING

 \cdot Use PPTC beyond the maximum ratings or improper use may result in device damage and possible electrical arcing and flame.

 \cdot PPTC are intended for protection against occasional over current or over temperature fault conditions and should not be used when repeated fault conditions or prolonged trip events are anticipated.

• Device performance can be impacted negatively if devices are handled in a manner inconsistent with recommended electronic, thermal, and mechanical procedures for electronic components.

· Use PPTC with a large inductance in circuit will generate a circuit voltage (L di/dt) above the rated voltage of the PPTC.

· Avoid impact PPTC device its thermal expansion like placed under pressure or installed in limited space.

 \cdot Contamination of the PPTC material with certain silicon based oils or some aggressive solvents can adversely impact the performance of the devices.PPTC SMD can be cleaned by standard methods.

 \cdot Requests that customers comply with our recommended solder pad layouts and recommended reflow profile. Improper board layouts or reflow profilecould negatively impact solderability performance of our devices.

Edition: AO

Page No: 3 OF 3

