# 1-MSPS, ULTRA LOW POWER, 12-BIT, MINIATURE

#### SAR ANALOG-TO-DIGITAL CONVERTER

# FEATURES

- Fast Throughput Rate: 1 MSPS for XC7886E
- Single 3.3V to 4.8V Supply Operation for XC7886E
- Zero Latency
- $\blacktriangleright$  ±1.5LSB INL, ±1.25LSB DNL
- 20MHz Serial Interface
- Variable Power Management
- Low Power (XC7886E typical):
  2.40mW (3.3V, 1000KSPS)
  10.0mW (4.5V, 1000KSPS)
- Second-Source for ADS7886
- 6-Pin SOT-23 Package

# APPLICATIONS

- Base Band Converters in Radio Communication
- Optical Networking
- Optical Sensors
- Medical Instrumentations
- Battery-Powered Systems
- High-speed Closed-Loop
  Systems
- High-Speed Data Acquisition Systems






Figure 1. Functional Block Diagram

### DESCRIPTION

The XC7886E is a 12-bit, high speed, low power, and small-sized Successive-Approximation-Register (SAR)

ADC. This device can operate from a single 3.3 V to 4.8 V supply with a 1000 KSPS throughput.

The XC7886E is available in a 6-pin SOT-23 package and has an operating temperature range of -40°C to 85°C.

The XC7886E is a drop-in replacement for the ADS7886.



# **SPECIFICATIONS**

At-40°C to 85°C, fsample = 1 MSPS and fsclk = 20 MHz if 3.3 V  $\leq$  VDD  $\leq$  4.8 V. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	XC7886E			XC7887E			XC7888E			
		MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE											
Resolution			12			10			8		Bits
No missing codes		12		10		8		Bits			
Integral linearity		-1.5		1.5	-1		1	-0.5	;	0.5	LSB
Differential linearity		-1.25	5	1.25	-0.75	5	0.75	-0.5	5	0.5	LSB
fsample Throughput rate	fsclk = 20 MHz, 3.3 V $\leq$ VDD $\leq$ 4.8 V			1			1.25			1.25	MSPS
SNR	fin = 100 kHz		72.5			61.5			49.5		dB
THD	fin = 100 kHz		-84.5			-74.5			-68.5		dB

#### XC7886E

PARAMETER		MIN	ТҮР	МАХ	UNITS	
		$f_{SAMPLE} = 1000 \text{ KSPS}, f_{SCLK} = 20 \text{ MHz}, \text{ Vdd} = 3.3 \text{ V}$		0.72	1.56	
DD Supply current, normal operation	Digital inputs = 0 V or V <sub>DD</sub>	fsample = 1000 KSPS, fsclk = 20 MHz, Vdd = 4.5 V	2.22		3.44	— mA
		fsample = 800 KSPS, fsclk = 16 MHz, Vdd = $3.3$ V	0.60 1.2		1.28	
		fsample = 800 KSPS, fsclk = 16 MHz, Vdd = 4.5 V		1.80	2.80	
POWER DISSIPATIO	ON, XC7886E					
Normal operation		fsample = 1000 KSPS, fsclk = 20 MHz, Vdd = $3.3$ V		2.40	5.15	mW
		fsample = 1000 KSPS, fsclk = 20 MHz, Vdd = $4.5$ V	10.0		15.5	mW
		fsample = 1000 KSPS, fsclk = 20 MHz, Vdd = 4.5 V		10.0	15.5	m

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration	igure 2. Pil	n Configuration
-----------------------------	--------------	-----------------

TERMINAL		DESCRIPTION				
NAME	NO.					
VDD	1	Power supply input also acts like a reference voltage to ADC.				
GND	2	Ground for power supply, all analog and digital signals are referred with respect to this pin.				
VIN	3	Analog signal input. This signal can range from 0 V to VDD.				
SCLK	4	Digital clock input. This clock directly controls the conversion and readout processes.				
SDO	5	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.				
CS	6	Chip Select. On the falling edge of $\overline{\mathrm{CS}}$ , a conversion process begins.				

# **TYPICAL CONNECTION**

Figure 3 shows a typical connection diagram for the XC7886E. The 4.5 V supply should come from a stable power supply such as an LDO. The supply to XC7886E should be decoupled to the ground. A 1- $\mu$ F and a 10-nF decoupling capacitor are required between the VDD and GND pins of the converter. This capacitor should be placed as close as possible to the pins of the device. Always set the VDD supply to be greater than or equal to the maximum input signal to avoid saturation of codes.




Figure 3. Typical Circuit Configuration

#### TIMING DIAGRAM




Figure 4. Timing Diagram

The conversion is initiated on the falling edge of  $\overline{CS}$ . The device outputs data while the conversion is in progress, and it requires 16 serial clock cycles to complete the conversion and access the full results. The XC7886E data word contains 4 leading zeros, followed by 12-bit data in MSB first format.


Once a data transfer is complete, SDO will return to the tri-state mode, and another conversion can be initiated after the quiet time has elapsed by again bringing  $\overline{CS}$  low.

### POWER-DOWN MODE

The XC7886E has an auto power-down feature. Besides powering down all circuitry, the converter consumes only a small amount of current in this mode. The device automatically wakes up when  $\overline{CS}$  falls. However, not all of the functional blocks are fully powered until sometime before the third falling edge of SCLK. The device powers down once it reaches the end of conversion which is the 16th falling edge of SCLK for the XC7886E. The device enters power down mode if  $\overline{CS}$  goes high before the 10th SCLK falling edge. Ongoing conversion stops and SDO goes to three-state under this power down condition.

These converters achieve lower power dissipation for a fixed throughput rate by using higher SCLK frequencies. Higher SCLK frequencies reduce the acquisition time and conversion time. This means the converters spend more time in auto power-down mode per conversion cycle. For a particular SCLK frequency, the acquisition time and conversion time are fixed. Therefore, a lower throughput increases the proportion of the time the converters are in power down, thereby reducing power consumption.

### **OUTLINE DIMENTIONS**



#### NOTES

1. Unpacked ICs, tube-mounted ICs, etc. must be stored in a drying cabinet, and the humidity in the drying cabinet < 20% R.H.

2. After access, the components are stored in an electrostatic packaging protective bag.

3. Anti-static damage: the device is an electrostatic sensitive device, and sufficient anti-static measures should be taken during transmission, assembly and testing.

4. The user should conduct a visual inspection before use, and the bottom, side and surrounding of the circuit can be welded only if it is bright. If oxidation occurs, the circuit can be processed by means of oxidation, and the circuit must be soldered within 12 hours after processing.