



NAND MCP Specification

2Gb (256M x 8) NAND Flash + 1Gb (32M x 32) Low Power DDR2 SDRAM

芯天下技术股份有限公司

XTX Technology Inc

Tel: (86 755) 28229862

Fax: (86 755) 28229847

Web Site: <http://www.xtxtech.com/>

Technical Contact: fae@xtxtech.com

* Information furnished is believed to be accurate and reliable. However, XTX Technology Limited assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of XTX Technology Limited. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. XTX Technology Limited products are not authorized for use as critical components in life support devices or systems without express written approval of XTX Technology Limited. The XTX logo is a registered trademark of XTX Technology Limited. All other names are the property of their respective own.



Revision History:


Rev.	Date	Changes	Remark
0.1	2021/02/20	First release	Preliminary
0.2	2021/07/28	Update IDD specification	LPDDR2

Introduction

XTX nMCP is a Multi-Chip Packaged memory which combines NAND flash memory and LPDDR2 (Low Power Double Data Rate) SDRAM. The NAND flash memory provides the most cost-effective solution for the non-volatile solid state mass storage market, while the LPDDR2 is an excellent solution for large volatile but fast storage applications such as random/temporary data access.

XTX nMCP is suitable for use in data memory of portable electronic devices to reduce its square size and power consumption at the same time. The NAND flash memory and LPDDR2 SDRAM in it could be operated individually.

MCP Block Diagram



Features

< NAND flash >

- **Single Level per Cell (SLC) Technology**
- **ECC requirement: 8bit/512Bytes**
- **Power Supply Voltage**
Voltage range: 1.7V ~ 1.95V
- **Organization**
Page size: x8 (2048 + 128) bytes; 128- bytes spare area
Block size: x8 (128k + 8k) bytes
2008 block (min) ~ 2048 block (max)
- **Modes**
Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy
- **Access time**
Cell array to register: 25μs (max)
Serial Read Cycle: 25 ns (min) (CL=50pF)
- **Program/Erase time**
Auto Page Program: 300 μs /page (typ.)
Auto Block Erase: 3.5 ms/block(typ.)
- **Reliability**
10 Year Data Retention (typ.)

<LPDDR2>

Features

- Ultra low-voltage core and I/O power supplies
 - VDD2 = 1.14–1.30V
 - VDDCA/VDDQ = 1.14–1.30V
 - VDD1 = 1.70–1.95V
- Clock frequency range
 - 533–10 MHz (data rate range: 1066–20 Mb/s/pin)
- Four-bit prefetch DDR architecture
- Eight internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on every CK edge
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable READ and WRITE latencies (RL/WL)
- Programmable burst lengths: 4, 8, or 16
- Per-bank refresh for concurrent operation
- On-chip temperature sensor to control self-refresh rate (SR not supported >105°C)
- Partial-array self-refresh (PASR)
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock stop capability
- RoHS-compliant, “green” packaging

Options

- Configuration
 - 4 Meg x 32 x 8 banks
- Row Addressing
 - 8K (A[12:0])
- Column Addressing
 - 512 (A[8:0])
- Number of die
 - 1
- Die per rank
 - 1
- Ranks per channel
 - 1
- Operating temperature range
 - From –25°C to +85°C




Ordering information


Product ID	NAND Flash		Low Power DDR2 SDRAM		Package	Operation Temperature Range
	Configuration	Speed	Configuration	Speed		
XT61M2G8C2TM-B8BEA	2Gb (256M X 8)	25ns	1Gb (8 Banks X 4M X 32 bits)	1066Mbps	162 ball BGA 8x10.5x0.95	Industrial

Part number description

XT 61M 2G8 C2 TM -B 8 B x x



Pin Assignments



162 balls - Ball Array (Top View)

Pin description

Pin Name	Type	Function
NAND		
VCC	Supply	Supply Voltage: The VCC supplies the power for all the operations (Read, Program, Erase). An internal lock circuit ,prevents the insertion of Commands when VCC is less than VLKO.
VSS	Supply	Ground
I/O0-I/O7	Input/output	Data input/outputs: address inputs, or command inputs
ALE	Input	Address Latch Enable: This input activates the latching of the I/O inputs inside the Address Register on the
CLE	Input	Command Latch Enable: This input activates the latching of the I/O inputs inside the Command Register on
CE#	Input	Chip Enable: This input controls the selection of the device. When the device is not busy CE# low selects
RE#	Input	Read Enable: The RE# input is the serial data-out control, and when active drives the data onto the I/O bus.
WE#	Input	Write Enable: This input latches Command, Address and Data. The I/O inputs are latched on the rising edge
WP#	Input	Write Protect: The WP# pin, when low, provides hardware protection against undesired data modification
R / B#	Output	Ready Busy: The Ready/Busy output is an Open Drain pin that signals the state of the memory.

LPDDR2 SDRAM		
CK, CK#	Input	<p>Clock: CK and are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, CK# and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and CK#.</p> <p>The positive Clock edge .</p> <p>Clock Enable: CKE high activates, and CKE low deactivates internal clock signals, and device Input buffers and output drivers. Power saving modes are entered and exited through CKE transitions.</p>
CA0 – CA9	Input	<p>Command/Address Inputs: Unidirectional command/address bus inputs. Provide the command and address inputs according to the command truth table. CA is considered part of the command code.</p>
DQ0-DQ31	Input / Output	<p>Data Bus: Bi-directional Input / Output data bus.</p>
DM0-DM3	Input	<p>Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading matched the DQ and DQS.</p> <p>DM0 corresponds to the data on DQ0-DQ7, DM1 corresponds to the data on DQ8-DQ15, DM2, corresponds to the data on DQ16-DQ23, and DM3 corresponds to the data on DQ24-DQ31.</p>
DQS0~3 DQS#0~3	Input / Output	<p>Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and Differential DQS ,t is output with read data and input with write data. DQS is edge-aligned to read data, and centered with write data.</p>
ZQ0	Input	<p>Reference Pin for Output Drive Strength Calibration. External impedance (240-ohm): this signal is used to calibrate the device output impedance.</p>
CKE0	Input	<p>Clock Enable: CKE high activates, and CKE low deactivates internal clock signals, and device input buffers and output drivers. Power saving modes are entered and exited through CKE transitions. CKE is considered part of the command code. CKE is sampled at the positive Clock edge.</p>
CS0#	Input	<p>CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.</p>
VDD1	Supply	<p>VDD1: LPDDR2 power supply 1.</p>
VDD2	Supply	<p>VDD2: LPDDR2 power supply 2.</p>
VDDQ	Supply	<p>VDDQ: LPDDR2 I/O power supply.</p>
VREFCA	Supply	<p>VREFCA: LPDDR2 reference for CA pins.</p>
VREFDQ	Supply	<p>VREFDQ: LPDDR2 reference for DQ pins.</p>
VSSQ	Supply	<p>VSSQ: LPDDR2 I/O ground.</p>


NOTES:

DNU – Do not use: Must be grounded or left floating.

NC – No connect: Not internally connected.

RFU – Reserved for future use.

Package Dimension 8x10.5 package



Notes: 1. All dimensions are in millimeters.



CONTENT

NAND FLASH MEMORY	14
1.1 GENERAL DESCRIPTION	15
1.2 LOGIC DIAGRAM	15
1.3 BLOCK DIAGRAM.....	16
1.4 ARRAY ORGANIZATION	17
1.5 ADDRESSING	17
1.6 ABSOLUTE MAXIMUM RATINGS.....	18
1.7 CAPACITANCE *(TA = 25°C, F = 1 MHz)	18
1.8 VALID BLOCKS	18
1.9 RECOMMENDED DC OPERATING CONDITIONS.....	19
1.10 DC CHARACTERISTICS (TA = -40 TO 85°C, VCC = 1.7 TO 1.95V).....	19
1.11 AC TEST CONDITIONS	22
1.12 PROGRAMMING AND ERASING CHARACTERISTICS	22
1.13 DATA OUTPUT.....	22
1.14 MODE SELECTION.....	23
1.15 DEVICE OPERATION	25
1.16 TIMING DIAGRAMS.....	40
1.17 APPLICATION NOTES AND COMMENTS.....	52
LPDDR2 SDRAM	62
2.1 GENERAL DESCRIPTION	63
IDD SPECIFICATIONS (32 MEG X 32)	64
IDD6 PARTIAL-ARRAY SELF REFRESH CURRENT (32 MEG X 32)	65
2.2 FUNCTIONAL DESCRIPTION.....	67
2.3 INITIALIZATION TIMING PARAMETERS	23
2.4 POWER-OFF TIMING.....	24
2.5 MODE REGISTER DEFINITION.....	24
2.6 MODE REGISTER ASSIGNMENTS AND DEFINITIONS.....	24
2.7 MODE REGISTER ASSIGNMENTS.....	25
2.8 MR0 DEVICE INFORMATION (MA[7:0] = 00H)	26
2.9 MR0 OP-CODE BIT DEFINITIONS.....	26
2.10 MR1 DEVICE FEATURE 1 (MA[7:0] = 01H)	26
2.11 MR1 OP-CODE BIT DEFINITIONS.....	27
2.12 BURST SEQUENCE BY BURST LENGTH (BL), BURST TYPE (BT), AND WRAP CONTROL (WC).....	27
2.13 BURST SEQUENCE BY BURST LENGTH (BL), BURST TYPE (BT), AND WRAP CONTROL (WC) (CONTINUED)	28
2.14 NO-WRAP RESTRICTIONS	28
2.15 MR2 DEVICE FEATURE 2 (MA[7:0] = 02H)	28
2.16 MR2 OP-CODE BIT DEFINITIONS.....	29
2.17 MR3 I/O CONFIGURATION 1 (MA[7:0] = 03H).....	29
2.18 MR3 OP-CODE BIT DEFINITIONS.....	29
2.19 MR4 DEVICE TEMPERATURE (MA[7:0] = 04H).....	29
2.20 MR4 OP-CODE BIT DEFINITIONS.....	30
2.21 MR5 BASIC CONFIGURATION 1 (MA[7:0] = 05H)	30
2.22 MR5 OP-CODE BIT DEFINITIONS.....	30
2.23 MR6 BASIC CONFIGURATION 2 (MA[7:0] = 06H)	32
2.24 MR6 OP-CODE BIT DEFINITIONS.....	32
2.25 MR7 BASIC CONFIGURATION 3 (MA[7:0] = 07H)	32
2.26 MR7 OP-CODE BIT DEFINITIONS.....	32
2.27 MR8 BASIC CONFIGURATION 4 (MA[7:0] = 08H)	32
2.28 MR8 OP-CODE BIT DEFINITIONS.....	32
2.29 MR8 OP-CODE BIT DEFINITIONS (CONTINUED)	33
2.30 MR9 TEST MODE (MA[7:0] = 09H)	33
2.31 MR10 CALIBRATION (MA[7:0] = 0AH).....	33
2.32 MR10 OP-CODE BIT DEFINITIONS.....	33
2.33 MR[11:15] RESERVED (MA[7:0] = 0BH-0FH).....	35



2.34	MR16 PASR BANK MASK (MA[7:0] = 010H)	35
2.35	MR16 OP-CODE BIT DEFINITIONS	35
2.36	MR17 PASR SEGMENT MASK (MA[7:0] = 011H)	35
2.37	MR17 PASR SEGMENT MASK DEFINITIONS	35
2.38	MR17 PASR ROW ADDRESS RANGES IN MASKED SEGMENTS	35
2.39	MR17 PASR ROW ADDRESS RANGES IN MASKED SEGMENTS (CONTINUED)	37
2.40	RESERVED MODE REGISTERS	37
2.41	MR63 RESET (MA[7:0] = 3FH) – MRW ONLY	37
2.42	BANK SELECTION FOR PRECHARGE BY ADDRESS BITS	51
2.43	READ BURST FOLLOWED BY PRECHARGE	51
2.44	WRITE BURST FOLLOWED BY PRECHARGE	52
2.45	AUTO PRECHARGE	53
2.46	READ BURST WITH AUTO PRECHARGE	53
2.47	WRITE BURST WITH AUTO PRECHARGE	54
2.48	PRECHARGE AND AUTO PRECHARGE CLARIFICATION	55
2.49	REFRESH COMMAND SCHEDULING SEPARATION REQUIREMENTS	57
2.50	BANK AND SEGMENT MASKING EXAMPLE	65
2.51	TEMPERATURE SENSOR DEFINITIONS AND OPERATING CONDITIONS	69
2.52	DATA CALIBRATION PATTERN DESCRIPTION	71
2.53	TRUTH TABLE FOR MRR AND MRW	72
2.54	COMMAND TRUTH TABLE	87
2.55	CKE TRUTH TABLE	88
2.56	CURRENT STATE BANK N TO COMMAND TO BANK N TRUTH TABLE	89
2.57	CURRENT STATE BANK N TO COMMAND TO BANK M TRUTH TABLE	91
2.58	DM TRUTH TABLE	95
	ABSOLUTE MAXIMUM RATINGS	96
2.59	ABSOLUTE MAXIMUM DC RATINGS	96
	INPUT/OUTPUT CAPACITANCE	96
2.60	INPUT/OUTPUT CAPACITANCE	96
	ELECTRICAL SPECIFICATIONS – IDD SPECIFICATIONS AND CONDITIONS	97
2.61	SWITCHING FOR CA INPUT SIGNALS	97
2.62	SWITCHING FOR IDD4R	98
2.63	SWITCHING FOR IDD4W	98
2.64	IDD SPECIFICATION PARAMETERS AND OPERATING CONDITIONS	99
2.65	RECOMMENDED DC OPERATING CONDITIONS	100
2.66	INPUT LEAKAGE CURRENT	101
2.67	OPERATING TEMPERATURE RANGE	101
2.68	SINGLE-ENDED AC AND DC INPUT LEVELS FOR CA AND CS# INPUTS	102
2.69	SINGLE-ENDED AC AND DC INPUT LEVELS FOR CKE	102
2.70	SINGLE-ENDED AC AND DC INPUT LEVELS FOR DQ AND DM	102
2.71	DIFFERENTIAL AC AND DC INPUT LEVELS	104
2.72	CK/CK# AND DQS/DQS# TIME REQUIREMENTS BEFORE RINGBACK (TDVAC)	105
2.73	SINGLE-ENDED LEVELS FOR CK, CK#, DQS, DQS#	106
2.74	CROSSPOINT VOLTAGE FOR DIFFERENTIAL INPUT SIGNALS (CK, CK#, DQS, DQS#)	107
2.75	DIFFERENTIAL INPUT SLEW RATE DEFINITION	108
2.76	SINGLE-ENDED AC AND DC OUTPUT LEVELS	108
2.77	DIFFERENTIAL AC AND DC OUTPUT LEVELS	109
2.78	SINGLE-ENDED OUTPUT SLEW RATE DEFINITION	109
2.79	SINGLE-ENDED OUTPUT SLEW RATE	109
2.80	DIFFERENTIAL OUTPUT SLEW RATE DEFINITION	110
2.81	DIFFERENTIAL OUTPUT SLEW RATE	111
2.82	AC OVERSHOOT/UNDERSHOOT SPECIFICATION	111
2.83	OUTPUT DRIVER DC ELECTRICAL CHARACTERISTICS WITH ZQ CALIBRATION	114
2.84	OUTPUT DRIVER SENSITIVITY DEFINITION	115
2.85	OUTPUT DRIVER TEMPERATURE AND VOLTAGE SENSITIVITY	115
2.86	OUTPUT DRIVER DC ELECTRICAL CHARACTERISTICS WITHOUT ZQ CALIBRATION	115
2.87	I-V CURVES	116
2.88	DEFINITIONS AND CALCULATIONS	118
2.89	TCK(ABS), TCH(ABS), AND TCL(ABS) DEFINITIONS	119
2.90	REFRESH REQUIREMENT PARAMETERS (PER DENSITY)	123



2.91	AC TIMING	124
2.92	CA AND CS# SETUP AND HOLD BASE VALUES (>400 MHz, 1 V/ns SLEW RATE)	130
2.93	CA AND CS# SETUP AND HOLD BASE VALUES (<400 MHz, 1 V/ns SLEW RATE)	130
2.94	DERATING VALUES FOR AC/DC-BASED TIS/TIH (AC220).....	131
2.95	DERATING VALUES FOR AC/DC-BASED TIS/TIH (AC300).....	131
2.96	REQUIRED TIME FOR VALID TRANSITION – TVAC > VIH(AC) AND < VIL(AC)	131
2.97	DATA SETUP AND HOLD BASE VALUES (>400 MHz, 1 V/ns SLEW RATE)	137
2.98	DATA SETUP AND HOLD BASE VALUES (>400 MHz, 1 V/ns SLEW RATE) (CONTINUED)	137
2.99	DATA SETUP AND HOLD BASE VALUES (<400 MHz, 1 V/ns SLEW RATE)	137
2.100	DERATING VALUES FOR AC/DC-BASED TDS/TDH (AC220)	137
2.101	DERATING VALUES FOR AC/DC-BASED TDS/TDH (AC300)	138
2.102	REQUIRED TIME FOR VALID TRANSITION – TVAC > VIH(AC) OR < VIL(AC).....	138
2.103	TYPICAL SLEW RATE AND TVAC – TDS FOR DQ RELATIVE TO STROBE.....	139




NAND Flash Memory

1.1 General Description


The NAND is a single 1.8v 2Gbit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as (2048 + 128) bytes × 64 pages × 2048 blocks. The device has a 2176-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2176-byte increments. The Erase operation is implemented in a single block unit (128 Kbytes + 8 Kbytes: 2176 bytes × 64 pages).

The NAND is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.


1.2 Logic Diagram



1.3 Block Diagram



1.4 Array Organization



A page consists of 2176 bytes in which 2048 bytes are used for main memory storage and 128 bytes are for redundancy or for other uses.

1 page = 2176 bytes

1 block = 2176 bytes × 64 pages = (128K + 8K) bytes

Capacity = 2176 bytes × 64 pages × 2048 blocks

An address is read in via the I/O port over five consecutive clock cycles, as shown in Table 1.

1.5 Addressing

	I/O8	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second cycle	L	L	L	L	CA11	CA10	CA9	CA8
Third cycle	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth cycle	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8
Fifth cycle	L	L	L	L	L	L	L	PA16

CA0 to CA11: Column address
 PA0 to PA5: Page address
 PA6 to PA16: Block address

1.6 Absolute Maximum Ratings

SYMBOL	RATING	VALUE	UNIT
V _{CC}	Power Supply Voltage	-0.6 to 2.5	V
V _{IN}	Input Voltage	-0.6 to 2.5	V
V _{I/O}	Input /Output Voltage	-0.6 to V _{CC} + 0.3 (≤ 2.5 V)	V
P _D	Power Dissipation	0.3	W
T _{SOLDER}	Soldering Temperature (10 s)	260	°C
T _{STG}	Storage Temperature	-55 to 125	°C
T _{OPR}	Operating Temperature	-40 to 85	°C

1.7 Capacitance *(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
C _{IN}	Input	V _{IN} = 0 V	—	10	pF
C _{OUT}	Output	V _{OUT} = 0 V	—	10	pF

* This parameter is periodically sampled and is not tested for every device.

1.8 Valid Blocks

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N _{VB}	Number of Valid Blocks	2008	—	2048	Blocks

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

The first block (Block 0) is guaranteed to be a valid block at the time of shipment. The specification for the minimum number of valid blocks is applicable over lifetime. The number of valid blocks is on the basis of single plane operations, and this may be decreased with two plane operations.

1.9 Recommended DC Operating Conditions

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V _{CC}	Power Supply Voltage	1.7	—	1.95	V
V _{IH}	High Level input Voltage	V _{CC} x 0.8	—	V _{CC} + 0.3	V
V _{IL}	Low Level Input Voltage	-0.3*	—	V _{CC} x 0.2	V

* -2 V (pulse width lower than 20 ns)

1.10 DC Characteristics (Ta = -40 to 85

V_{CC} = 1.95V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V to V _{CC}	—	—	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}	—	—	±10	μA
I _{CCO1}	Serial Read Current	CE# = V _{IL} , I _{OUT} = 0 mA, t _{cycle} =	—	—	30	mA
I _{CCO2}	Programming Current	—	—	—	30	mA
I _{CCO3}	Erasing Current	—	—	—	30	mA
I _{CCS}	Standby Current	CE# = V _{CC} -0.2 V, WP# = 0 V/V _{CC}	—	—	50	μA
V _{OH}	High Level Output Voltage	I _{OH} = -0.1 mA	V _{CC} - 0.2	—	—	V
V _{OL}	Low Level Output Voltage	I _{OL} = 0.1 mA	—	—	0.2	V
I _{OL} (RY/BY)	Output current of RY/BY pin	V _{OL} = 0.2 V	—	4	—	mA

AC CHARACTERISTICS AND RECOMMENDED OPERATING

(Ta = -40 to 85°C, VCC = 1.7 to 1.95V)

SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{CLS}	CLE Setup Time	12	—	ns
t _{CLH}	CLE Hold Time	5	—	ns
t _{CS}	CE# Setup Time	20	—	ns
t _{CH}	CE# Hold Time	5	—	ns
t _{WP}	Write Pulse Width	12	—	ns
t _{ALS}	ALE Setup Time	12	—	ns
t _{ALH}	ALE Hold Time	5	—	ns
t _{DS}	Data Setup Time	12	—	ns
t _{DH}	Data Hold Time	5	—	ns
t _{WC}	Write Cycle Time	25	—	ns
t _{WH}	WE# High Hold Time	10	—	ns
t _{WW}	WP# High to WE# Low	100	—	ns
t _{RR}	Ready to RE# Falling Edge	20	—	ns
t _{RW}	Ready to WE# Falling Edge	20	—	ns
t _{RP}	Read Pulse Width	12	—	ns
t _{RC}	Read Cycle Time	25	—	ns
t _{REA}	RE# Access Time	—	20	ns
t _{CEA}	CE# Access Time	—	25	ns
t _{CLR}	CLE Low to RE# Low	10	—	ns
t _{AR}	ALE Low to RE# Low	10	—	ns
t _{RHOH}	RE# High to Output Hold Time	25	—	ns
t _{RLOH}	RE# Low to Output Hold Time	5	—	ns
t _{RHZ}	RE# High to Output High Impedance	—	60	ns
t _{CHZ}	CE# High to Output High Impedance	—	20	ns
t _{CSD}	CE# High to ALE or CLE Don't Care	0	—	ns
t _{REH}	RE# High Hold Time	10	—	ns
t _{IR}	Output-High-impedance-to- RE# Falling Edge	0	—	ns
t _{RHW}	RE# High to WE# Low	30	—	ns
t _{WHC}	WE# High to CE# Low	30	—	ns
t _{WHR}	WE# High to RE# Low	60	—	ns
t _R	Memory Cell Array to Starting Address	—	25	μs
t _{DCBSYR1}	Data Cache Busy in Read Cache (following 31h and 3Fh)	—	25	μs
t _{DCBSYR2}	Data Cache Busy in Page Copy (following 3Ah)	—	30	μs
t _{WB}	WE# High to Busy	—	100	ns
t _{RST}	Device Reset Time (Ready/Read/Program/Erase)	—	5/5/10/500	μs

- *1: tCLS and tALS can not be shorter than tWP
- *2: tCS should be longer than tWP + 8ns.

1.11 AC Test Conditions

PARAMETER	CONDITION
	$V_{CC}: 1.7 \text{ to } 1.95\text{V}$
Input level	$V_{CC} - 0.2 \text{ V}, 0.2 \text{ V}$
Input pulse rise and fall time	3 ns
Input comparison level	$V_{CC} / 2$
Output data comparison level	$V_{CC} / 2$
Output load	$C_L (30 \text{ pF}) + 1 \text{ TTL}$

Note: Busy to ready time depends on the pull-up resistor tied to the RY/BY# pin.

1.12 Programming and Erasing Characteristics

($T_a = -40 \text{ to } 85^\circ\text{C}$, $V_{CC} = 1.7 \text{ to } 1.95\text{V}$)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
t_{PROG}	Average Programming Time	—	300	700	μs	
t_{DCBSYW2}	Data Cache Busy Time in Write Cache (following 15h)	—	—	700	μs	(2)
N	Number of Partial Program Cycles in the Same Page	—	—	4		(1)
t_{BERASE}	Block Erasing Time	—	3.5	10	ms	

(1) Refer to Application Note (12) toward the end of this document.

(2) t_{DCBSYW2} depends on the timing between internal programming time and data in time.

1.13 Data Output





When t_{REH} is long, output buffers are disabled by $/\text{RE}=\text{High}$, and the hold time of data output depend on t_{RHOH} (25ns MIN). On this condition, waveforms look like normal serial read mode.

When t_{REH} is short, output buffers are not disabled by $/\text{RE}=\text{High}$, and the hold time of data output depend on t_{RLOH} (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE, ALE, $/\text{CE}$ or falling edge of $/\text{WE}$, and waveforms look like Extended Data Output Mode.

1.14 Mode Selection

The operation modes such as Program, Erase, Read and Reset are controlled by command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE, /CE , /WE , /RE and /WP signals as shown in Table 2.

Table 2. Logic Table

	CLE	ALE	\overline{CE}	\overline{WE}	\overline{RE}	\overline{WP}^{*1}
Command Input	H	L	L		H	*
Data Input	L	L	L		H	H
Address input	L	H	L		H	*
Serial Data Output	L	L	L	H		*
During Program (Busy)	*	*	*	*	*	H
During Erase (Busy)	*	*	*	*	*	H
During Read (Busy)	*	*	H	*	*	*
	*	*	L	H (*2)	H (*2)	*
Program, Erase Inhibit	*	*	*	*	*	L
Standby	*	*	H	*	*	0 V _{CC}

H: V_{IH}, L: V_{IL}, *: V_{IH} or V_{IL}

- *1: Refer to Application Note (10) toward the end of this document regarding the \overline{WP} signal when Program or Erase Inhibit
- *2 :If \overline{CE} is low during read busy, \overline{WE} and \overline{RE} must be held High to avoid unintended command/address input to the device or read to device. Reset or Status Read command can be input during Read Busy.

Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	—	
Read	00	30	
Column Address Change in Serial Data Output	05	E0	
Read with Data Cache	31	—	
Read Start for Last Page in Read Cycle with Data Cache	3F	—	
Auto Page Program	80	10	
Column Address Change in Serial Data Input	85	—	
Auto Program with Data Cache	80	15	
Read for Page Copy (2) with Data Out	00	3A	
Auto Program with Data Cache during Page Copy (2)	8C	15	
Auto Program for last page during Page Copy (2)	8C	10	
Auto Block Erase	60	D0	
ID Read	90	—	
Status Read	70	—	◦
Reset	FF	—	◦




Table 4. Read mode operation states



	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output select	L	L	L	H	L	Data output	Active
Output Deselect	L	L	L	H	H	High impedance	Active

H: V_{IH}, L: V_{IL}

1.15 Device Operation

Read Mode


Read mode is set when the "00h" and "30h" commands are issued to the Command register. Between the two commands, a start address for the Read mode needs to be issued. After initial power on sequence, "00h" command is latched into the internal command register. Therefore read operation after power on sequence is executed by the setting of only five address cycles and "30h" command. Refer to the figures below for the sequence and the block diagram (Refer to the detailed timing chart.).



A data transfer operation from the cell array to the Data Cache via Page Buffer starts on the rising edge of \overline{WE} in the 30h command input cycle (after the address information has been latched). The device will be in the Busy state during this transfer period.

After the transfer period, the device returns to Ready state. Serial data can be output synchronously with the \overline{RE} clock from the start address designated in the address input cycle.


Random Column Address Change in Read Cycle



During the serial data output from the Data Cache, the column address can be changed by inputting a new column address using the 05h and E0h commands. The data is read out in serial starting at the new column address. Random Column Address Change operation can be done multiple times within the same page.

Read Operation with Read Cache

The device has a Read operation with Data Cache that enables the high speed read operation shown below. When the block address changes, this sequence has to be started from the beginning.





If the 31h command is issued to the device, the data content of the next page is transferred to the Page Buffer during serial data out from the Data Cache, and therefore the t_R (Data transfer from memory cell to data register) will be reduced.

1. Normal read. Data is transferred from Page N to Data Cache through Page Buffer. During this time period, the device outputs Busy state for t_R max.
2. After the Ready/Busy returns to Ready, 31h command is issued and data is transferred to Data Cache from Page Buffer again. This data transfer takes $t_{DCBSYR1}$ max and the completion of this time period can be detected by Ready/Busy signal.
3. Data of Page N + 1 is transferred to Page Buffer from cell while the data of Page N in Data cache can be read out by /RE clock simultaneously.
4. The 31h command makes data of Page N + 1 transfer to Data Cache from Page Buffer after the completion of the transfer from cell to Page Buffer. The device outputs Busy state for $t_{DCBSYR1}$ max.. This Busy period depends on the combination of the internal data transfer time from cell to Page buffer and the serial data out time.
5. Data of Page N + 2 is transferred to Page Buffer from cell while the data of Page N + 1 in Data cache can be read out by /RE clock simultaneously
6. The 3Fh command makes the data of Page N + 2 transfer to the Data Cache from the Page Buffer after the completion of the transfer from cell to Page buffer. The device outputs Busy state for $t_{DCBSYR1}$ max.. This Busy period depends on the combination of the internal data transfer time from cell to Page buffer and the serial data out time.
7. Data of Page N + 2 in Data Cache can be read out, but since the 3Fh command does not transfer the data from the memory cell to Page Buffer, the device can accept new command input immediately after the completion of serial data out.

Auto Page Program Operation

The device carries out an Automatic Page Program operation when it receives a "10h" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)




The data is transferred (programmed) from the register to the selected page on the rising edge of \overline{WE} following input of the "10h" command. After programming, the programmed data is transferred back to the register to be automatically verified by the device. If the programming does not succeed, the Program/Verify operation is repeated by the device until success is achieved or until the maximum loop number set in the device is reached.

Random Column Address Change in Auto Page Program Operation


The column address can be changed by the 85h command during the data input sequence of the Auto Page Program operation.

Two address input cycles after the 85h command are recognized as a new column address for the data input. After the new data is input to the new column address, the 10h command initiates the actual data program into the selected page automatically. The Random Column Address Change operation can be repeated multiple times within the same page.



Auto Page Program Operation with Data Cache

The device has an Auto Page Program with Data Cache operation enabling the high speed program operation shown below. When the block address changes this sequenced has to be started from the beginning.



Issuing the 15h command to the device after serial data input initiates the program operation with Data Cache

1. Data for Page N is input to Data Cache.
2. Data is transferred to the Page Buffer by the 15h command. During the transfer the Ready/Busy outputs Busy State (tDCBSYW2).
3. Data is programmed to the selected page while the data for page N + 1 is input to the Data Cache.
4. By the 15h command, the data in the Data Cache is transferred to the Page Buffer after the programming of page N is completed. The device output busy state from the 15h command until the Data Cache becomes empty. The duration of this period depends on timing between the internal programming of page N and serial data input for Page N + 1 (tDCBSYW2).
5. Data for Page N + P is input to the Data Cache while the data of the Page N + P – 1 is being programmed.
6. The programming with Data Cache is terminated by the 10h command. When the device becomes Ready, it shows that the internal programming of the Page N + P is completed.

NOTE: Since the last page programming by the 10h command is initiated after the previous cache program, the tPROG during cache programming is given by the following;

$tPROG = tPROG \text{ for the last page} + tPROG \text{ of the previous page} - (\text{command input cycle} + \text{address input cycle} + \text{data input cycle time of the last page})$

Pass/fail status for each page programmed by the Auto Page Programming with Data Cache operation can be detected by the Status Read operation.

- . I/O1 : Pass/fail of the current page program operation.
- . I/O2 : Pass/fail of the previous page program operation.

The Pass/Fail status on I/O1 and I/O2 are valid under the following conditions.


- . Status on I/O1: Page Buffer Ready/Busy is Ready State.

The Page Buffer Ready/Busy is output on I/O6 by Status Read operation or RY / BY pin after the 10h command

- . Status on I/O2: Data Cache Read/Busy is Ready State.

The Data Cache Ready/Busy is output on I/O7 by Status Read operation or RY / BY pin after the 15h command.


Example)



If the Page Buffer Busy returns to Ready before the next 80h command input, and if Status Read is done during this Ready period, the Status Read provides pass/fail for Page 2 on I/O1 and pass/fail result for Page1 on I/O2


Page Copy (2)

By using Page Copy (2), data in a page can be copied to another page after the data has been read out. When the block address changes (increments) this sequenced has to be started from the beginning.





Page Copy (2) operation is as following.

1. Data for Page N is transferred to the Data Cache.
2. Data for Page N is read out.
3. Copy Page address M is input and if the data needs to be changed, changed data is input.
4. Data Cache for Page M is transferred to the Page Buffer.
5. After the Ready state, Data for Page N + P1 is output from the Data Cache while the data of Page M is being programmed.



6. Copy Page address (M + R1) is input and if the data needs to be changed, changed data is input.
7. After programming of page M is completed, Data Cache for Page M + R1 is transferred to the Page Buffer.
8. By the 15h command, the data in the Page Buffer is programmed to Page M + R1. Data for Page N + P2 is transferred to the Data cache.
9. The data in the Page Buffer is programmed to Page M + Rn - 1. Data for Page N + Pn is transferred to the Data Cache.



10. Copy Page address (M + Rn) is input and if the data needs to be changed, changed data is input.

11. By issuing the 10h command, the data in the Page Buffer is programmed to Page M + Rn.

(*1) Since the last page programming by the 10h command is initiated after the previous cache program, the tPROG here will be expected as the following,

$t_{\text{PROG}} = t_{\text{PROG}}$ of the last page + t_{PROG} of the previous page - (command input cycle + address input cycle + data output/input cycle time of the last page)

NOTE)

Data input is required only if previous data output needs to be altered.

If the data has to be changed, locate the desired address with the column and page address input after the 8Ch command, and change only the data that needs be changed.


If the data does not have to be changed, data input cycles are not required.

Make sure WP# is held to High level when Page Copy (2) operation is performed.

Also make sure the Page Copy operation is terminated with 8Ch-10h command sequence

Auto Block Erase

The Auto Block Erase operation starts on the rising edge of WE# after the Erase Start command “D0h” which follows the Erase Setup command “60h”. This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.



ID Read

The device contains ID codes which can be used to identify the device type, the manufacturer, and features of the device. The ID codes can be read out under the following timing conditions:




Table 5. Code table

	Description	I/O8	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hex Data
1st Data	Maker Code	1	0	0	1	1	0	0	0	98h
2nd Data	Device Code	1	0	1	0	1	0	1	0	AAh
3rd Data	Chip Number, Cell Type	1	0	0	1	0	0	0	0	90h
4th Data	Page Size, Block Size, I/O Width	0	0	0	1	0	1	0	1	15h
5th Data	Plane Number	0	1	1	1	0	1	1	0	76h

3rd Data

	Description	I/O8	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
Internal Chip Number	1							0	0
	2							0	1
	4							1	0
	8							1	1
Cell Type	2 level cell					0	0		
	4 level cell					0	1		
	8 level cell					1	0		
	16 level cell					1	1		
Reserved		1	0	0	1				

4th Data

	Description	I/O8	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
Page Size (without redundant area)	1 KB							0	0
	2 KB							0	1
	4 KB							1	0
	8 KB							1	1
Block Size (without redundant area)	64 KB			0	0				
	128 KB			0	1				
	256 KB			1	0				
	512 KB			1	1				
I/O Width	x8		0						
	x16		1						
Reserved		0				0	1		

5th Data

	Description	I/O8	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
Plane Number	1 Plane					0	0		
	2 Plane					0	1		
	4 Plane					1	0		
	8 Plane					1	1		
Reserved		0	1	1	1			1	0

Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass /fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port using RE# after a “70h” command input. The Status Read can also be used during a Read operation to find out the Ready/Busy status.

The resulting information is outlined in Table 6.

Table 6. Status output table

	Definition	Page Program Block Erase	Cache Program	Read Cache Read
I/O1	Chip Status1 Pass: 0 Fail: 1	Pass/Fail	Pass/Fail	Invalid
I/O2	Chip Status 2 Pass: 0 Fail: 1	Invalid	Pass/Fail	Invalid
I/O3	Not Used	0	0	0
I/O4	Not Used	0	0	0
I/O5	Not Used	0	0	0
I/O6	Page Buffer Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
I/O7	Data Cache Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
I/O8	Write Protect Not Protected :1 Protected: 0	Write Protect	Write Protect	Write Protect

The Pass/Fail status on I/O1 and I/O2 is only valid during a Program/Erase operation when the device is in the Ready state.

Chip Status 1:

During a Auto Page Program or Auto Block Erase operation this bit indicates the pass/fail result.


During a Auto Page Programming with Data Cache operation, this bit shows the pass/fail results of the current page program operation, and therefore this bit is only valid when I/O6 shows the Ready state.

Chip Status 2:

This bit shows the pass/fail result of the previous page program operation during Auto Page Programming with Data Cache. This status is valid when I/O7 shows the Ready State.

The status output on the I/O6 is the same as that of I/O7 if the command input just before the 70h is not 15h or 31h.

An application example with multiple devices is shown in the figure below.



System Design Note: If the RY / BY# pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.


Reset

The Reset mode stops all operations. For example, in case of a Program or Erase operation, the internally generated voltage is discharged to 0 volt and the device enters the Wait state.


Reset during a Cache Program/Page Copy may not just stop the most recent page program but it may also stop the previous program to a page depending on when the FF reset is input.

The response to a "FFh" Reset command input during the various device operations is as follows:


When a Reset (FFh) command is input during programming




When a Reset (FFh) command is input during erasing




When a Reset (FFh) command is input during Read operation




When a Reset (FFh) command is input during Ready



When a Status Read command (70h) is input after a Reset




When two or more Reset commands are input in succession




The second **FF** command is invalid, but the third **FF** command is valid.

1.16 Timing Diagrams


Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram




Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram



Serial Read Cycle Timing Diagram




Status Read Cycle Timing Diagram




*: 70h represents the hexadecimal number


Read Cycle Timing Diagram



Read Cycle Timing Diagram: When Interrupted by /CE



Read Cycle with Data Cache Timing Diagram (1/2)




* The column address will be reset to 0 by the 31h command input.

1

Continues to 1 of next page

Read Cycle with Data Cache Timing Diagram (2/2)




1

Make sure to terminate the operation with 3Fh command.

Continues from 1 of previous page


Column Address Change in Read Cycle Timing Diagram (1/2)



1


Continues from 1 of next page

Column Address Change in Read Cycle Timing Diagram (2/2)




Continues from 1 of last page

Data Output Timing Diagram



Auto-Program Operation Timing Diagram




▣ : Do not input data while data is being output.

▨ : V_{IH} or V_{IL}

*) M: up to 2175 (byte input data for $\times 8$ device).

Auto-Program Operation with Data Cache Timing Diagram (1/3)




CA0 to CA11 is 0 in this diagram.

1

Continues to 1 of next page


Auto-Program Operation with Data Cache Timing Diagram (2/3)



Continued from **1** of last page

- : Do not input data while data is being output.
- : V_{IH} or V_{IL}

Auto-Program Operation with Data Cache Timing Diagram (3/3)



2

Continued from 2 of last page

(*1) t_{PROG} : Since the last page programming by 10h command is initiated after the previous cache program, the t_{PROG} during cache programming is given by the following equation.


$$t_{PROG} = t_{PROG} \text{ of the last page} + t_{PROG} \text{ of the previous page} - A$$

A = (command input cycle + address input cycle + data input cycle time of the last page)


If "A" exceeds the t_{PROG} of previous page, t_{PROG} of the last page is $t_{PROG} \text{ max}$.

(Note) Make sure to terminate the operation with 80h-10h- command sequence. If the operation is terminated by 80h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.

Auto Block Erase Timing Diagram



ID Read Operation Timing Diagram




1.17 Application Notes and Comments

(1) Power-on/off sequence:


The timing sequence shown in the figure below is necessary for the power-on/off sequence.

The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence. During the initialization the device Ready/Busy signal indicates the Busy state as shown in the figure below. In this time period, the acceptable commands are FFh or 70h.

The WP signal is useful for protecting against data corruption at power-on/off.



(2) Power-on Reset The following sequence is necessary because some input signals may not be stable at power-on.



(3) Prohibition of unspecified commands


The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(4) Restriction of commands while in the Busy state


During the Busy state, do not input any command except 70h and FFh.

(5) Acceptable commands after Serial Input command "80h"

Once the Serial Input command "80h" has been input, do not input any command other than the Column Address Change in Serial Data Input command "85h", Auto Program command "10h", Auto Program with Data Cache Command "15h", or the Reset command "FFh".



If a command other than "85h", "10h", "15h" or "FFh" is input, the Program operation is not performed and the device operation is set to the mode which the input command specifies.




(6) Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.


From the LSB page to MSB page

DATA IN: Data (1) → Data (64)




Ex.) Random page program (Prohibition)

DATA IN: Data (1) → Data (64)




(7) Status Read during a Read operation




The device status can be read out by inputting the Status Read command “70h” in Read mode. Once the device has been set to Status Read mode by a “70h” command, the device will not return to Read mode unless the Read command “00h” is inputted during [A]. If the Read command “00h” is inputted during [A], Status Read mode is reset, and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary

(8) Auto programming failure




(9) RY / BY# : termination for the Ready/Busy pin (RY / BY#)

A pull-up resistor needs to be used for termination because the RY / BY# buffer consists of an open drain circuit.




This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.




(10) Note regarding the WP# signal

The Erase and Program operations are automatically reset when WP# goes Low. The operations are enabled and disabled as follows:


Enable Programming




Disable Programming



Enable Erasing





Disable Erasing



(11) When five address cycles are input


Although the device may read in a fifth address, it is ignored inside the chip.

Read operation




(12) Several programming cycles on the same page (Partial Page Program)

Each segment can be programmed individually as follows:



(13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



Please do not perform an erase operation to bad blocks. It may be impossible to recover the bad block's information if the information is erased.

Check if the device has any bad blocks after installation into the system. Refer to the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the bit lines by select gates.


The number of valid blocks over the device lifetime is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	2008	—	2048	Blocks

Bad Block Test Flow

Regarding invalid blocks, bad block mark is in whole pages.

Please read one column of any page in each block. If the data of the column is 00(Hex), define the block as a bad block.



*1: No erase operation is allowed to detected bad blocks

(14) Failure phenomena for Program and Erase operations


The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE
Block	Erase Failure	Status Read after Erase → Block Replacement
Page	Programming Failure	Status Read after Program → Block Replacement
Read	Bit Error	ECC Correction / Block Refresh

- ECC: Error Correction Code. 8 bit correction per 512 Bytes is necessary.
- Block Replacement

Program



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

Erase

When an error occurs during an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

(15) Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.

(16) Reliability Guidance


This reliability guidance is intended to notify some guidance related to using NAND flash with 8 bit ECC for each 512 bytes. For detailed reliability data, please refer to XTX's reliability note. Although random bit errors may occur during use, it does not necessarily mean that a block is bad. Generally, a block should be marked as bad when a program status failure or erase status failure is detected. The other failure modes may be recovered by a block erase. ECC treatment for read data is mandatory due to the following Data Retention and Read Disturb failures.

- Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a status read after either an auto program or auto block erase operation. The cumulative bad block count will increase along with the number of write/erase cycles.

- Data Retention

The data in memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again. Here is the combined characteristics image of Write/Erase Endurance and Data Retention.



- Read Disturb

A read operation may disturb the data in memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again.

LPDDR2 SDRAM

2.1 General Description

The 1Gb Mobile Low-Power DDR2 SDRAM (LPDDR2) is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. The LPDDR2-S4 device is internally configured as an eight-bank DRAM. Each of the x16's 134,217,728-bit banks is organized as 8192 rows by 1024 columns by 16 bits. Each of the x32's 134,217,728-bit banks is organized as 8192 rows by 512 columns by 32 bits

General Notes

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise. "BA" includes all BA pins used for a given density.

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.

I_{DD} Specifications (32 Meg x 32)

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V

Parameter	Supply	Clock Rate	Unit
		533 MHz	
I _{DD01}	V _{DD1}	6	mA
I _{DD02}	V _{DD2}	30	
I _{DD0,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD2P1}	V _{DD1}	600	μA
I _{DD2P2}	V _{DD2}	1600	
I _{DD2P,in}	V _{DDCA} + V _{DDQ}	100	
I _{DD2PS1}	V _{DD1}	600	μA
I _{DD2PS2}	V _{DD2}	1600	
I _{DD2PS,in}	V _{DDCA} + V _{DDQ}	100	
I _{DD2N1}	V _{DD1}	0.6	mA
I _{DD2N2}	V _{DD2}	20	
I _{DD2N,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD2NS1}	V _{DD1}	0.6	mA
I _{DD2NS2}	V _{DD2}	12	
I _{DD2NS,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD3P1}	V _{DD1}	1.4	mA
I _{DD3P2}	V _{DD2}	5	
I _{DD3P,in}	V _{DDCA} + V _{DDQ}	0.1	
I _{DD3PS1}	V _{DD1}	1.4	mA
I _{DD3PS2}	V _{DD2}	5	
I _{DD3PS,in}	V _{DDCA} + V _{DDQ}	0.1	
I _{DD3N1}	V _{DD1}	1.5	mA
I _{DD3N2}	V _{DD2}	22	
I _{DD3N,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD3NS1}	V _{DD1}	1.5	mA
I _{DD3NS2}	V _{DD2}	16	
I _{DD3NS,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD4R1}	V _{DD1}	2	mA
I _{DD4R2}	V _{DD2}	180	
I _{DD4R,in}	V _{DDCA}	2	
I _{DD4W1}	V _{DD1}	2	mA
I _{DD4W2}	V _{DD2}	200	
I _{DD4W,in}	V _{DDCA} + V _{DDQ}	1	

I_{DD} Specifications (32 Meg x 32) (Continued)

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V

Parameter	Supply	Clock Rate	Unit
		533 MHz	
I _{DD51}	V _{DD1}	20	mA
I _{DD52}	V _{DD2}	70	
I _{DD5,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD5PB1}	V _{DD1}	2	mA
I _{DD5PB2}	V _{DD2}	23	
I _{DD5PB,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD5AB1}	V _{DD1}	2	mA
I _{DD5AB2}	V _{DD2}	23	
I _{DD5AB,in}	V _{DDCA} + V _{DDQ}	1	
I _{DD61}	V _{DD1}	–	Table 5
I _{DD62}	V _{DD2}	–	
I _{DD6,in}	V _{DDCA} + V _{DDQ}	–	
I _{DD81}	V _{DD1}	50	μA
I _{DD82}	V _{DD2}	50	
I _{DD8,in}	V _{DDCA} + V _{DDQ}	20	


I_{DD6} Partial-Array Self Refresh Current (32 Meg x 32)

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V


PASR	Supply	I _{DD6} Partial-Array Self Refresh Current	Unit
		–40°C to +85°C	
Full array	V _{DD1}	350	μA
	V _{DD2}	2000	
	V _{DDi}	30	
1/2 array	V _{DD1}	280	
	V _{DD2}	1450	
	V _{DDi}	30	
1/4 array	V _{DD1}	240	
	V _{DD2}	1150	
	V _{DDi}	30	
1/8 array	V _{DD1}	230	
	V _{DD2}	1000	
	V _{DDi}	30	

Note: 1. LPDDR2-S4 SDRAM devices support both bank-masking and segment-masking. I_{DD6} PASR currents are measured using bank-masking only.

V_{DD1} Typical Self-Refresh Current vs. Temperature



V_{DD2} Typical Self-Refresh Current vs. Temperature



2.2 Functional Description


LPDDR2 is a high-speed SDRAM internally configured as a 8-bank memory device. The devices use a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

The devices use a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially a $4n$ prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the device effectively consists of a single $4n$ -bit-wide, one-clock-cycle data transfer at the internal SDRAM core and four corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

Functional Block Diagram



Power-Up

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory (see Figure 9 (page 23)). Power-up and initialization by means other than those specified will result in undefined operation.

1. Voltage Ramp

While applying power (after T_a), CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$), and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

On or before the completion of the voltage ramp (T_b), CKE must be held LOW. DQ, DM, DQS, and DQS# voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latchup. CK, CK#, CS#, and CA input levels must be between V_{SSCA} and V_{DDCA} during voltage ramp to avoid latchup.

The following conditions apply for voltage ramp:

- T_a is the point when any power supply first reaches 300mV.
- Noted conditions apply between T_a and power-down (controlled or uncontrolled).
- T_b is the point at which all supply and reference voltages are within their defined operating ranges.
- Power ramp duration t_{INIT0} ($T_b - T_a$) must not exceed 20ms.
- For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- The voltage difference between any of V_{SS} , V_{SSQ} , and V_{SSCA} pins must not exceed 100mV.

Voltage Ramp Completion After T_a is reached:

- V_{DD1} must be greater than $V_{DD2} - 200mV$
- V_{DD1} and V_{DD2} must be greater than $V_{DDCA} - 200mV$
- V_{DD1} and V_{DD2} must be greater than $V_{DDQ} - 200mV$
- V_{REF} must always be less than all other supply voltages

Beginning at T_b , CKE must remain LOW for at least $t_{INIT1} = 100ns$, after which CKE can be asserted HIGH. The clock must be stable at least $t_{INIT2} = 5 \times t_{CK}$ prior to the first CKE LOW-to-HIGH transition (T_c). CKE, CS#, and CA inputs must observe setup and hold requirements (t_{IS} , t_{IH}) with respect to the first rising clock edge (and to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for t_{CKb} (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, t_{DQSCK}) could have relaxed timings (such as t_{DQSCKb}) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least $t_{INIT3} = 200\mu s$ (T_d).

2. RESET Command

After t_{INIT3} is satisfied, the MRW RESET command must be issued (T_d). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command.

Wait at least t_{INIT4} while keeping CKE asserted and issuing NOP commands.

3. MRRs and Device Auto Initialization (DAI) Polling

After t_{INIT4} is satisfied (T_e), only MRR commands and power-down entry/exit commands are supported. After T_e , CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down).

The MRR command can be used to poll the DAI bit, which indicates when device auto initialization is complete; otherwise, the controller must wait a minimum of t_{INIT5} , or until the DAI bit is set, before proceeding.

Because the memory output buffers are not properly configured by T_e , some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (T_f). DAI status can be determined by issuing the MRR command to MR0.

The device sets the DAI bit no later than t_{INIT5} after the RESET command. The controller must wait at least t_{INIT5} or until the DAI bit is set before proceeding.

4. ZQ Calibration

After t_{INIT5} (T_f), the MRW initialization calibration (ZQ calibration) command can be issued to the memory (MR10).


This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one Mobile LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ calibration commands. The device is ready for normal operation after t_{ZQINIT} .

5. Normal Operation

After (T_g), MRW commands must be used to properly configure the memory (output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After T_g , the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Stop Events.

Voltage Ramp and Initialization Sequence



Note: 1. High-Z on the CA bus indicates valid NOP.

2.3 Initialization Timing Parameters

Parameter	Value		Unit	Comment
	Min	Max		
t^{iINIT0}	–	20	ms	Maximum voltage ramp time
t^{iINIT1}	100	–	ns	Minimum CKE LOW time after completion of voltage ramp
t^{iINIT2}	5	–	t^{iCK}	Minimum stable clock before first CKE HIGH
t^{iINIT3}	200	–	μ s	Minimum idle time after first CKE assertion
t^{iINIT4}	1	–	μ s	Minimum idle time after RESET command
t^{iINIT5}	–	10	μ s	Maximum duration of device auto initialization
t^{zQINIT}	1	–	μ s	ZQ initial calibration (S4 devices only)
t^{iCKb}	18	100	ns	Clock cycle time during boot

Note: 1. The t^{iINIT0} maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding t^{iINIT0} MAX, please contact the factory.

Initialization After RESET (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

Power-Off

While powering off, CKE must be held LOW ($\leq 0.2 \times V_{DDCA}$); all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and DQS# voltage levels must be between V_{SSQ} and V_{DDQ} during the power-off sequence to avoid latchup. CK, CK#, CS#, and CA input levels must be between V_{SSCA} and V_{DDCA} during the power-off sequence to avoid latchup.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

Required Power Supply Conditions Between Tx and Tz:

1. V_{DD1} must be greater than $V_{DD2} - 200mV$
2. V_{DD1} must be greater than $V_{DDCA} - 200mV$
3. V_{DD1} must be greater than $V_{DDQ} - 200mV$
4. V_{REF} must always be less than all other supply voltages

The voltage difference between V_{SS} , V_{SSQ} , and V_{SSCA} must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

Uncontrolled Power-Off

When an uncontrolled power-off occurs, the following conditions must be met:

1. At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.
2. After Tz (the point at which all power supplies first reach 300mV), the device must power off. The time between Tx and Tz must not exceed t_{POFF} . During this period, the relative voltage between power supplies is uncontrolled. V_{DD1} and V_{DD2} must decrease with a slope lower than $0.5 V/\mu s$ between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

2.4 Power-Off Timing

Parameter	Symbol	Min	Max	Unit
Maximum power-off ramp time	t_{POFF}	-	2	sec

2.5 Mode Register Definition

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

2.6 Mode Register Assignments and Definitions

The MRR command is used to read from a register. The MRW command is used to write to a register. An “R” in the access column of the mode register assignment table indicates read-only; a “W” indicates write-only; “R/W” indicates read or write capable or enabled.

2.7 Mode Register Assignments

Notes 1–5 apply to all parameters and conditions

MR#	MA[7:0]	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Link
0	00h	Device info	R	RFU			RZQI		DNVI	DI	DAI	go to MR0
1	01h	Device feature 1	W	nWR (for AP)			WC	BT	BL			go to MR1
2	02h	Device feature 2	W	RFU			RL and WL					go to MR2
3	03h	I/O config-1	W	RFU			DS					go to MR3
4	04h	SDRAM refresh rate	R	TUF	RFU			Refresh rate			go to MR4	
5	05h	Basic config-1	R	LPDDR2 Manufacturer ID								go to MR5
6	06h	Basic config-2	R	Revision ID1								go to MR6
7	07h	Basic config-3	R	Revision ID2								go to MR7
8	08h	Basic config-4	R	I/O width		Density			Type		go to MR8	
9	09h	Test mode	W	Vendor-specific test mode								go to MR9
10	0Ah	I/O calibration	W	Calibration code								go to MR10
11–15	0Bh ~ 0Fh	Reserved	–	RFU								go to MR11
16	10h	PASR_Bank	W	Bank mask								go to MR16
17	11h	PASR_Seg	W	Segment mask								go to MR17
18–19	12h–13h	Reserved	–	RFU								go to MR18
20–31	14h–1Fh	Reserved for NVM										MR20–MR30
32	20h	DQ calibration pattern A	R	See Table 48 (page 71).								go to MR32
33–39	21h–27h	Do not use										go to MR33
40	28h	DQ calibration pattern B	R	See Table 48 (page 71).								go to MR40
41–47	29h–2Fh	Do not use										go to MR41
48–62	30h–3Eh	Reserved	–	RFU								go to MR48
63	3Fh	RESET	W	X								go to MR63
64–126	40h–7Eh	Reserved	–	RFU								go to MR64
127	7Fh	Do not use										go to MR127
128–190	80h–BEh	Reserved for vendor use		RVU								go to MR128
191	BFh	Do not use										go to MR191
192–254	C0h–FEh	Reserved for vendor use		RVU								go to MR192
255	FFh	Do not use										go to MR255

Notes:

1. RFU bits must be set to 0 during MRW.
2. RFU bits must be read as 0 during MRR.
3. For READs to a write-only or RFU register, DQS will be toggled and undefined data is returned.
4. RFU mode registers must not be written.
5. WRITEs to read-only registers must have no impact on the functionality of the device.

2.8 MR0 Device Information (MA[7:0] = 00h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU			RZQI		DNVI	DI	DAI

2.9 MR0 Op-Code Bit Definitions

Notes 1–4 apply to all parameters and conditions

Register Information	Tag	Type	OP	Definition
Device auto initialization status	DAI	Read-only	OP0	0b: DAI complete
				1b: DAI in progress
Device information	DI	Read-only	OP1	0b
				1b: NVM
Data not valid information	DNVI	Read-only	OP2	0b: DNVI not supported
Built-in self test for RZQ information	RZQI	Read-only	OP[4:3]	00b: RZQ self test not supported
				01b: ZQ pin might be connected to V_{DDCA} or left floating
				10b: ZQ pin might be shorted to ground
				11b: ZQ pin self test complete; no error condition detected

Notes:

1. If RZQI is supported, it will be set upon completion of the MRW ZQ initialization calibration.
2. If ZQ is connected to V_{DDCA} to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to V_{DDCA} , either OP[4:3] = 01 or OP[4:3] = 10 could indicate a ZQ-pin assembly error. It is recommended that the assembly error be corrected.
3. In the case of a possible assembly error (either OP[4:3] = 01 or OP[4:3] = 10, as defined above), the device will default to factory trim settings for R_{ON} and will ignore ZQ calibration commands. In either case, the system might not function as intended.
4. If a ZQ self test returns a value of 11b, this indicates that the device has detected a resistor connection to the ZQ pin. Note that this result cannot be used to validate the ZQ resistor value, nor does it indicate that the ZQ resistor tolerance meets the specified limits (240 ohms $\pm 1\%$).

2.10 MR1 Device Feature 1 (MA[7:0] = 01h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
<i>n</i> WR (for AP)			WC	BT	BL		

2.11 MR1 Op-Code Bit Definitions

Feature	Type	OP	Definition	Notes
BL = burst length	Write-only	OP[2:0]	010b: BL4 (default)	
			011b: BL8	
			100b: BL16	
			All others: Reserved	
BT = burst type	Write-only	OP3	0b: Sequential (default)	
			1b: Interleaved	
WC = wrap control	Write-only	OP4	0b: Wrap (default)	
			1b: No wrap	
nWR = number of tWR clock cycles	Write-only	OP[7:5]	001b: nWR = 3 (default)	1
			010b: nWR = 4	
			011b: nWR = 5	
			100b: nWR = 6	
			101b: nWR = 7	
			110b: nWR = 8	
			All others: Reserved	

Note: 1. The programmed value in nWR register is the number of clock cycles that determines when to start internal precharge operation for a WRITE burst with AP enabled. It is determined by $RU (tWR/CK)$.

2.12 Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC)

Notes 1–5 apply to all parameters and conditions

BL	BT	C3	C2	C1	C0	WC	Burst Cycle Number and Burst Address Sequence															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
4	Any	X	X	0b	0b	Wrap	0	1	2	3												
		X	X	1b	0b		2	3	0	1												
	Any	X	X	X	0b	No wrap	y	y+1	y+2	y+3												
8	Seq	X	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7								
		X	0b	1b	0b		2	3	4	5	6	7	0	1								
		X	1b	0b	0b		4	5	6	7	0	1	2	3								
		X	1b	1b	0b		6	7	0	1	2	3	4	5								
	Int	X	0b	0b	0b		0	1	2	3	4	5	6	7								
		X	0b	1b	0b		2	3	0	1	6	7	4	5								
		X	1b	0b	0b		4	5	6	7	0	1	2	3								
		X	1b	1b	0b		6	7	4	5	2	3	0	1								
Any	X	X	X	0b	No wrap	Illegal (not supported)																

2.13 Burst Sequence by Burst Length (BL), Burst Type (BT), and Wrap Control (WC) (Continued)

Notes 1–5 apply to all parameters and conditions

BL	BT	C3	C2	C1	C0	WC	Burst Cycle Number and Burst Address Sequence															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
16	Seq	0b	0b	0b	0b	Wrap	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		0b	0b	1b	0b		2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1
		0b	1b	0b	0b		4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3
		0b	1b	1b	0b		6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5
		1b	0b	0b	0b		8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
		1b	0b	1b	0b		A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9
		1b	1b	0b	0b		C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B
		1b	1b	1b	0b		E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D
	Int	X	X	X	0b	Illegal (not supported)																
	Any	X	X	X	0b	No wrap	Illegal (not supported)															

Notes: 1. C0 input is not present on CA bus. It is implied zero.

- For BL = 4, the burst address represents C[1:0].
- For BL = 8, the burst address represents C[2:0].
- For BL = 16, the burst address represents C[3:0].
- For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary. The variable y can start at any address with C0 equal to 0, but must not start at any address shown in the following table.

2.14 No-Wrap Restrictions

Width	64Mb	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb
Cannot cross full-page boundary				
x16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001
x32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001
Cannot cross sub-page boundary				
x16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401
x32	None	None	None	None

Note: 1. No-wrap BL = 4 data orders shown are prohibited.

2.15 MR2 Device Feature 2 (MA[7:0] = 02h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU				RL and WL			

2.16 MR2 Op-Code Bit Definitions

Feature	Type	OP	Definition
RL and WL	Write-only	OP[3:0]	0001b: RL3/WL1 (default)
			0010b: RL4/WL2
			0011b: RL5/WL2
			0100b: RL6/WL3
			0101b: RL7/WL4
			0110b: RL8/WL4
			All others: Reserved

2.17 MR3 I/O Configuration 1 (MA[7:0] = 03h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU				DS			

2.18 MR3 Op-Code Bit Definitions

Feature	Type	OP	Definition
DS	Write-only	OP[3:0]	0000b: Reserved
			0001b: 34.3 ohm typical
			0010b: 40 ohm typical (default)
			0011b: 48 ohm typical
			0100b: 60 ohm typical
			0101b: Reserved
			0110b: 80 ohm typical
			0111b: 120 ohm typical
All others: Reserved			

2.19 MR4 Device Temperature (MA[7:0] = 04h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	RFU				SDRAM refresh rate		

2.20 MR4 Op-Code Bit Definitions

Notes 1–10 apply to all parameters and conditions

Feature	Type	OP	Definition
SDRAM refresh rate	Read-only	OP[2:0]	000b: SDRAM low temperature operating limit exceeded
			001b: 4 × 'REFI, 4 × 'REFIpb, 4 × 'REFW
			010b: 2 × 'REFI, 2 × 'REFIpb, 2 × 'REFW
			011b: 1 × 'REFI, 1 × 'REFIpb, 1 × 'REFW (≤85°C)
			100b: Reserved
			101b: 0.25 × 'REFI, 0.25 × 'REFIpb, 0.25 × 'REFW, do not derate SDRAM AC timing
			110b: 0.25 × 'REFI, 0.25 × 'REFIpb, 0.25 × 'REFW, derate SDRAM AC timing
			111b: SDRAM high temperature operating limit exceeded
Temperature update flag (TUF)	Read-only	OP7	0b: OP[2:0] value has not changed since last read of MR4
			1b: OP[2:0] value has changed since last read of MR4

Notes:

1. A MODE REGISTER READ from MR4 will reset OP7 to 0.
2. OP7 is reset to 0 at power-up.
3. If OP2 = 1, the device temperature is greater than 85°C.
4. OP7 is set to 1 if OP[2:0] has changed at any time since the last MR4 read.
5. The device might not operate properly when OP[2:0] = 000b or 111b.
6. For specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.
7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: 'RCD, 'RC, 'RAS, 'RP, and 'RRD. The 'DQSCK parameter must be derated as specified in AC Timing. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
8. The recommended frequency for reading MR4 is provided in Temperature Sensor (page 68).
9. While the AT grade product is guaranteed to operate from T_{CASE} –40°C to 105°C, the temperature sensor accuracy relative to this is not guaranteed. The temperature sensor embedded in the LPDDR2 device is not an accurate reflection of the DRAM T_{CASE} operating temperature. Sampling of the sensor has shown up to a ±7°C variance from actual T_{CASE}.
10. The temperature sensor does not work above 105°C, but the functionalities here described in this datasheet are guaranteed for products range up to 125°C (AUT).

2.21 MR5 Basic Configuration 1 (MA[7:0] = 05h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
LPDDR2 Manufacturer ID							

2.22 MR5 Op-Code Bit Definitions

Feature	Type	OP	Definition
Manufacturer ID	Read-only	OP[7:0]	1111 1111b: Micron
			All others: Reserved

2.23 MR6 Basic Configuration 2 (MA[7:0] = 06h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID1							

Note: 1. MR6 is vendor-specific.

2.24 MR6 Op-Code Bit Definitions

Feature	Type	OP	Definition
Revision ID1	Read-only	OP[7:0]	0000 0000b: Version A

2.25 MR7 Basic Configuration 3 (MA[7:0] = 07h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID2							

2.26 MR7 Op-Code Bit Definitions

Feature	Type	OP	Definition
Revision ID2	Read-only	OP[7:0]	0000 0000b: Version A

Note: 1. MR7 is vendor-specific.

2.27 MR8 Basic Configuration 4 (MA[7:0] = 08h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O width		Density				Type	

2.28 MR8 Op-Code Bit Definitions

Feature	Type	OP	Definition
Type	Read-only	OP[1:0]	00b: S4 SDRAM
			01b: S2 SDRAM
			10b: NVM
			11b: Reserved

2.29 MR8 Op-Code Bit Definitions (Continued)

Feature	Type	OP	Definition
Density	Read-only	OP[5:2]	0000b: 64Mb
			0001b: 128Mb
			0010b: 256Mb
			0011b: 512Mb
			0100b: 1Gb
			0101b: 2Gb
			0110b: 4Gb
			0111b: 8Gb
			1000b: 16Gb
			1001b: 32Gb
			All others: Reserved
I/O width	Read-only	OP[7:6]	00b: x32
			01b: x16
			10b: x8
			11b: not used

2.30 MR9 Test Mode (MA[7:0] = 09h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Vendor-specific test mode							

2.31 MR10 Calibration (MA[7:0] = 0Ah)

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
S4	Calibration code							

2.32 MR10 Op-Code Bit Definitions

Notes 1–4 apply to all parameters and conditions

Feature	Type	OP	Definition
Calibration code	Write-only	OP[7:0]	0xFF: Calibration command after initialization
			0xAB: Long calibration
			0x56: Short calibration
			0xC3: ZQRESET
			All others: Reserved

Notes:

1. Host processor must not write MR10 with reserved values.

2. The device ignores calibration commands when a reserved value is written into MR10.
3. See AC timing table for the calibration latency.

4. If ZQ is connected to V_{SSCA} through R_{ZQ} , either the ZQ calibration function (see MRW ZQ Calibration Commands (page 73)) or default calibration (through the ZQRESET command) is supported. If ZQ is connected to V_{DDCA} , the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.

2.33 MR[11:15] Reserved (MA[7:0] = 0Bh–0Fh)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Reserved							

2.34 MR16 PASR Bank Mask (MA[7:0] = 010h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank mask (4-bank or 8-bank)							

2.35 MR16 Op-Code Bit Definitions

Feature	Type	OP	Definition
Bank[7:0] mask	Write-only	OP[7:0]	0b: refresh enable to the bank = unmasked (default)
			1b: refresh blocked = masked

Note: 1. For 4-bank devices, only OP[3:0] are used.

2.36 MR17 PASR Segment Mask (MA[7:0] = 011h)

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Segment mask							

Note: 1. This table applies for 1Gb to 8Gb devices only.

2.37 MR17 PASR Segment Mask Definitions

Feature	Type	OP	Definition
Segment[7:0] mask	Write-only	OP[7:0]	0b: refresh enable to the segment: = unmasked (default)
			1b: refresh blocked: = masked

2.38 MR17 PASR Row Address Ranges in Masked Segments

Segment	OP	Segment Mask	1Gb	2Gb, 4Gb	8Gb
			R[12:10]	R[13:11]	R[14:12]
0	0	XXXXXXXX1	000b		
1	1	XXXXXXXX1X	001b		
2	2	XXXXX1XX	010b		

3	3	XXXX1XXX	011b
---	---	----------	------

2.39 MR17 PASR Row Address Ranges in Masked Segments (Continued)

Segment	OP	Segment Mask	1Gb	2Gb, 4Gb	8Gb
			R[12:10]	R[13:11]	R[14:12]
4	4	XXX1XXXX	100b		
5	5	XX1XXXXX	101b		
6	6	X1XXXXXX	110b		
7	7	1XXXXXXX	111b		

Note: 1. X is “Don’t Care” for the designated segment.

2.40 Reserved Mode Registers

Mode Register	MA	Address	Restriction	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MR[18:19]	MA[7:0]	12h–13h	RFU	Reserved							
MR[20:31]		14h–1Fh	NVM ¹								
MR[33:39]		21h–27h	DNU ¹								
MR[41:47]		29h–2Fh									
MR[48:62]		30h–3Eh	RFU								
MR[64:126]		40h–7Eh	RFU								
MR127		7Fh	DNU								
MR[128:190]		80h–BEh	RVU ¹								
MR191		BFh	DNU								
MR[192:254]		C0h–FEh	RVU								
MR255		FFh	DNU								

Note: 1. NVM = nonvolatile memory use only; DNU = Do not use; RVU = Reserved for vendor use.

2.41 MR63 RESET (MA[7:0] = 3Fh) – MRW Only


OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
X							

Note: 1. For additional information on MRW RESET see MODE REGISTER WRITE Command

ACTIVATE Command

The ACTIVATE command is issued by holding CS# LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA[2:0] are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at t_{RCD} after the ACTIVATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as t_{RAS} and t_{RP} , respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between ACTIVATE commands to different banks is t_{RRD} .

ACTIVATE Command



- Notes:
1. $t_{RCD} = 3$, $t_{RP} = 3$, $t_{RRD} = 2$.
 2. A PRECHARGE ALL command uses t_{RPab} timing, and a single-bank PRECHARGE command uses t_{RPpb} timing. In this figure, t_{RP} is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.


8-Bank Device Operation

Two rules regarding 8-bank device operation must be observed. One rule restricts the number of sequential ACTIVATE commands that can be issued; the second provides additional RAS precharge time for a PRECHARGE ALL command.

The 8-Bank Device Sequential Bank Activation Restriction: No more than four banks can be activated (or refreshed, in the case of REFpb) in a rolling t_{FAW} window. To convert to clocks, divide $t_{FAW}[ns]$ by $t_{CK}[ns]$, and round up to the next integer value. For example, if $RU(t_{FAW}/t_{CK})$ is 10 clocks, and an ACTIVATE command is issued in clock n , no more than three further ACTIVATE commands can be issued at or between clock $n + 1$ and $n + 9$. REFpb also counts as bank activation for purposes of t_{FAW} .

The 8-Bank Device PRECHARGE ALL Provision: t_{RP} for a PRECHARGE ALL command must equal t_{RPab} , which is greater than t_{RPpb} .

'FAW Timing (8-Bank Devices)



Note: 1. Exclusively for 8-bank devices.

Read and Write Access Modes

After a bank is activated, a READ or WRITE command can be issued with CS# LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles.


A new burst access must not interrupt the previous 4-bit burst operation when BL = 4. When BL = 8 or BL = 16, READs can be interrupted by READs and WRITEs can be interrupted by WRITEs, provided that the interrupt occurs on a 4-bit boundary and that 'CCD is met.

Burst READ Command

The burst READ command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the 'DQSCK delay is measured. The first valid data is available $RL \times 'CK + 'DQSCK + 'DQSQ$ after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW 'RPRE before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. The RL is programmed in the mode registers.


Pin input timings for the data strobe are measured relative to the crosspoint of DQS and its complement, DQS#.

READ Output Timing – t_{DQSCK} (MAX)




- Notes:
1. t_{DQSCK} can span multiple clock periods.
 2. An effective burst length of 4 is shown.

READ Output Timing – t_{DQSCK} (MIN)




- Note:
1. An effective burst length of 4 is shown.



Burst READ – RL = 5, BL = 4, $t_{DQSCK} > t_{CK}$



Burst READ – RL = 3, BL = 8, $t_{DQSCK} < t_{CK}$





'DQSKDL Timing



□ Transitioning data



- Notes:
1. $'DQSKDL = ('DQSKn - 'DQSKm)$.
 2. $'DQSKDL (MAX)$ is defined as the maximum of $ABS ('DQSKn - 'DQSKm)$ for any $('DQSKn, 'DQSKm)$ pair within any 32ms rolling window.

^tDQCKDM Timing



- Notes:
1. ${}^t\text{DQCKDM} = ({}^t\text{DQCK}_n - {}^t\text{DQCK}_m)$.
 2. ${}^t\text{DQCKDM (MAX)}$ is defined as the maximum of $\text{ABS}({}^t\text{DQCK}_n - {}^t\text{DQCK}_m)$ for any $({}^t\text{DQCK}_n, {}^t\text{DQCK}_m)$ pair within any 1.6µs rolling window.


'DQCKDS Timing



- Notes:
1. $'DQCKDS = ('DQCKn - 'DQCKm)$.
 2. $'DQCKDS (MAX)$ is defined as the maximum of $ABS ('DQCKn - 'DQCKm)$ for any $('DQCKn, 'DQCKm)$ pair for READs within a consecutive burst, within any 160ns rolling window.


1 Transitioning data

Burst READ Followed by Burst WRITE – RL = 3, WL = 1, BL = 4



The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is $RL + RU(t_{DQSCK}(\text{MAX})/t_{CK}) + BL/2 + 1 - WL$ clock cycles. Note that if a READ burst is truncated with a burst TERMINATE (BST) command, the effective burst length of the truncated READ burst should be used for BL when calculating the minimum READ-to-WRITE delay.

Seamless Burst READ – RL = 3, BL = 4, $t_{CCD} = 2$




A seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL = 16 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.

READs Interrupted by a READ

A burst READ can be interrupted by another READ with a 4-bit burst boundary, provided that t_{CCD} is met.

READ Burst Interrupt Example – RL = 3, BL = 8, $t_{CCD} = 2$




Note: 1. READs can only be interrupted by other READs or the BST command.

Burst WRITE Command


The burst WRITE command is initiated with CS# LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the t_{DQSS} delay is measured. The first valid data must be driven $WL \times 'CK + 'DQSS$ from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW t_{WPRE} prior to data input. The burst cycle data bits must be applied to the DQ pins t_{DS} prior to the associated edge of the DQS and held valid until t_{DH} after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed. After a burst WRITE operation, t_{WR} must be satisfied before a PRECHARGE command to the same bank can be issued.

Pin input timings are measured relative to the crosspoint of DQS and its complement, DQS#.


Data Input (WRITE) Timing



Burst WRITE – WL = 1, BL = 4



Burst WRITE Followed by Burst READ – RL = 3, WL = 1, BL = 4




□ Transitioning data

Notes: 1. The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is $[WL + 1 + BL/2 + RU(t_{WTR}/t_{CK})]$.

2. t_{WTR} starts at the rising edge of the clock after the last valid input data.
3. If a WRITE burst is truncated with a BST command, the effective burst length of the truncated WRITE burst should be used as BL to calculate the minimum WRITE-to-READ delay.

Seamless Burst WRITE – WL = 1, BL = 4, $t_{CCD} = 2$



□ Transitioning data


Note: 1. The seamless burst WRITE operation is supported by enabling a WRITE command every other clock for BL = 4 operation, every four clocks for BL = 8 operation, or every eight clocks for BL = 16 operation. This operation is supported for any activated bank.

WRITES Interrupted by a WRITE

A burst WRITE can only be interrupted by another WRITE with a 4-bit burst boundary, provided that $t_{CCD}(\text{MIN})$ is met.

A WRITE burst interrupt can occur on even clock cycles after the initial WRITE command, provided that $t_{CCD}(\text{MIN})$ is met.

WRITE Burst Interrupt Timing – WL = 1, BL = 8, $t_{CCD} = 2$



- Notes:
1. WRITES can only be interrupted by other WRITES or the BST command.
 2. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.


BURST TERMINATE Command

The BURSTTERMINATE (BST) command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst. Therefore, a BST command can only be issued up to and including $BL/2 - 1$ clock cycles after a READ or WRITE command. The effective burst length of a READ or WRITE command truncated by a BST command is as follows:

- Effective burst length = $2 \times (\text{number of clock cycles from the READ or WRITE command to the BST command})$.
- If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for BL when calculating the minimum READ-to-WRITE or WRITE-to-READ delay.
- The BST command only affects the most recent READ or WRITE command. The BST command truncates an ongoing READ burst $RL \times t_{CK} + t_{DQSK} + t_{DQSQ}$ after the rising edge of the clock where the BST command is issued. The BST command truncates an ongoing WRITE burst $WL \times t_{CK} + t_{DQSS}$ after the rising edge of the clock where the BST command is issued.

- The 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of four.


Burst WRITE Truncated by BST – WL = 1, BL = 16



Notes:

1. The BST command truncates an ongoing WRITE burst $WL \times ^tCK + ^tDQSS$ after the rising edge of the clock where the BST command is issued.
2. BST can only be issued an even number of clock cycles after the WRITE command.
3. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.

Burst READ Truncated by BST – RL = 3, BL = 16



Notes:


1. The BST command truncates an ongoing READ burst $(RL \times ^tCK + ^tDQSSCK + ^tDQSQ)$ after the rising edge of the clock where the BST command is issued.

1. BST can only be issued an even number of clock cycles after the READ command.
2. Additional BST commands are not supported after T4 and must not be issued until after the next READ or WRITE command.


Write Data Mask

On LPDDR2 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data mask loading is identical to data bit loading to ensure matched system timing.

Data Mask Timing



Write Data Mask – Second Data Bit Masked



Note: 1. For the data mask function, WL = 2, BL = 4 is shown; the second data bit is masked.

PRECHARGE Command

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS# LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag and bank address bits BA0 and BA1 are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access t_{RPab} after an all bank PRECHARGE command is issued, or t_{RPpb} after a single-bank PRECHARGE command is issued.

To ensure that 8-bank devices can meet the instantaneous current demand required to operate, the row precharge time (t_{RP}) for an all bank PRECHARGE in 8-bank devices (t_{RPab}) will be longer than the row precharge time for a single-bank PRECHARGE (t_{RPpb}). For 4-bank devices, t_{RPab} is equal to t_{RPpb} .

ACTIVATE to PRECHARGE timing is shown in ACTIVATE Command.

2.42 Bank Selection for PRECHARGE by Address Bits

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-Bank Device	Precharged Bank(s) 8-Bank Device
0	0	0	0	Bank 0 only	Bank 0 only
0	0	0	1	Bank 1 only	Bank 1 only
0	0	1	0	Bank 2 only	Bank 2 only
0	0	1	1	Bank 3 only	Bank 3 only
0	1	0	0	Bank 0 only	Bank 4 only
0	1	0	1	Bank 1 only	Bank 5 only
0	1	1	0	Bank 2 only	Bank 6 only
0	1	1	1	Bank 3 only	Bank 7 only
1	Don't Care	Don't Care	Don't Care	Allbanks	Allbanks


2.43 READ Burst Followed by PRECHARGE

For the earliest possible precharge, the PRECHARGE command can be issued $BL/2$ clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row precharge time (t_{RP}) has elapsed. A PRECHARGE command cannot be issued until after t_{RAS} is satisfied.

The minimum READ-to-PRECHARGE time (t_{RTP}) must also satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit prefetch of a READ command. t_{RTP} begins $BL/2 - 2$ clock cycles after the READ command.


If the burst is truncated by a BST command, the effective BL value is used to calculate when t_{RTP} begins.

READ Burst Followed by PRECHARGE – $RL = 3$, $BL = 8$, $RU(t_{RTP(MIN)}/t_{CK}) = 2$



□ Transitioning data

READ Burst Followed by PRECHARGE – RL = 3, BL = 4, $RU(t_{RTP(MIN)}/t_{CK}) = 3$




2.44 WRITE Burst Followed by PRECHARGE

For WRITE cycles, a WRITE recovery time (t_{WR}) must be provided before a PRECHARGE command can be issued. t_{WR} delay is referenced from the completion of the burst WRITE. The PRECHARGE command must not be issued prior to the t_{WR} delay. For WRITE-to-PRECHARGE timings, see the PRECHARGE and Auto Precharge Clarification table.

These devices write data to the array in prefetch quadruples (prefetch = 4). An internal WRITE operation can only begin after a prefetch group has been completely latched.

The minimum WRITE-to-PRECHARGE time for commands to the same bank is $WL + BL/2 + 1 + RU(t_{WR}/t_{CK})$ clock cycles. For untruncated bursts, BL is the value set in the mode register. For truncated bursts, BL is the effective burst length.

WRITE Burst Followed by PRECHARGE – WL = 1, BL = 4



2.45 Auto

Pre-charge

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the auto precharge bit (AP) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

2.46 READ Burst with Auto Precharge


If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged.

These devices start an auto precharge on the rising edge of the clock BL/2 or BL/2 - 2 + RU (tRTP/tCK) clock cycles later than the READ with auto precharge command, whichever is greater. For auto precharge calculations, see the PRECHARGE and Auto Pre-charge Clarification table.

Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time (t^{RP}) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (t^{RC}) from the previous bank activation has been satisfied.

READ Burst with Auto Precharge – RL = 3, BL = 4, $RU(t^{\text{RTP}}(\text{MIN})/t^{\text{CK}}) = 2$




2.47 WRITE Burst with Auto Precharge

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge at the clock rising edge t^{WR} cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time (t^{RP}) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time (t^{RC}) from the previous bank activation has been satisfied.

WRITE Burst with Auto Precharge – WL = 1, BL = 4



2.48 PRECHARGE and Auto Precharge Clarification

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
READ	PRECHARGE to same bank as READ	$BL/2 + \text{MAX}(2, RU(^{t}RTP/^{t}CK)) - 2$	CLK	1
	PRECHARGE ALL	$BL/2 + \text{MAX}(2, RU(^{t}RTP/^{t}CK)) - 2$	CLK	1
BST	PRECHARGE to same bank as READ	1	CLK	1
	PRECHARGE ALL	1	CLK	1
READ w/AP	PRECHARGE to same bank as READ w/AP	$BL/2 + \text{MAX}(2, RU(^{t}RTP/^{t}CK)) - 2$	CLK	1, 2
	PRECHARGE ALL	$BL/2 + \text{MAX}(2, RU(^{t}RTP/^{t}CK)) - 2$	CLK	1
	ACTIVATE to same bank as READ w/AP	$BL/2 + \text{MAX}(2, RU(^{t}RTP/^{t}CK)) - 2 + RU(^{t}RPpb/^{t}CK)$	CLK	1
	WRITE or WRITE w/AP (same bank)	Illegal	CLK	3
	WRITE or WRITE w/AP (different bank)	$RL + BL/2 + RU(^{t}DQSCkmax/^{t}CK) - WL + 1$	CLK	3
	READ or READ w/AP (same bank)	Illegal	CLK	3
	READ or READ w/AP (different bank)	$BL/2$	CLK	3
WRITE	PRECHARGE to same bank as WRITE	$WL + BL/2 + RU(^{t}WR/^{t}CK) + 1$	CLK	1
	PRECHARGE ALL	$WL + BL/2 + RU(^{t}WR/^{t}CK) + 1$	CLK	1
BST	PRECHARGE to same bank as WRITE	$WL + RU(^{t}WR/^{t}CK) + 1$	CLK	1
	PRECHARGE ALL	$WL + RU(^{t}WR/^{t}CK) + 1$	CLK	1

PRECHARGE and Auto Precharge Clarification (Continued)

From Command	To Command	Minimum Delay Between Commands	Unit	Notes
WRITE w/AP	PRECHARGE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1, 2
	PRECHARGE ALL	$WL + BL/2 + RU(^tWR/^tCK) + 1$	CLK	1
	ACTIVATE to same bank as WRITE w/AP	$WL + BL/2 + RU(^tWR/^tCK) + 1 + RU(^tRPpb/^tCK)$	CLK	1
	WRITE or WRITE w/AP (same bank)	Illegal	CLK	3
	WRITE or WRITE w/AP (different bank)	BL/2	CLK	3
	READ or READ w/AP (same bank)	Illegal	CLK	3
	READ or READ w/AP (different bank)	$WL + BL/2 + RU(^tWTR/^tCK) + 1$	CLK	3
PRECHARGE	PRECHARGE to same bank as PRECHARGE	1	CLK	1
	PRECHARGE ALL	1	CLK	1
PRECHARGE ALL	PRECHARGE	1	CLK	1
	PRECHARGE ALL	1	CLK	1

Notes: 1. For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command—either a one-bank PRECHARGE or PRECHARGE ALL—issued to that bank. The PRECHARGE period is satisfied after tRP , depending on the latest PRECHARGE command issued to that bank.

- Any command issued during the specified minimum delay time is illegal.
- After READ with auto precharge, seamless READ operations to different banks are supported. After WRITE with auto precharge, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge must not be interrupted or truncated.

REFRESH Command

The REFRESH command is initiated with CS#LOW, CA0LOW, CA1LOW, and CA2HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3HIGH at the rising edge of the clock. Per-bank REFRESH is only supported in devices with eight banks.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh.

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions have been met:

- tRFCab has been satisfied after the prior REFab command
- tRFCpb has been satisfied after the prior REFpb command
- tRP has been satisfied after the prior PRECHARGE command to that bank

- t^{RRD} has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command)

The target bank is inaccessible during per-bank REFRESH cycle time (t^{RFCpb}), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or WRITE command.

When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met:

- t^{RFCpb} must be satisfied before issuing a REFab command
- t^{RFCpb} must be satisfied before issuing an ACTIVATE command to the same bank
- t^{RRD} must be satisfied before issuing an ACTIVATE command to a different bank
- t^{RFCpb} must be satisfied before issuing another REFpb command

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met:

- t^{RFCab} has been satisfied following the prior REFab command
- t^{RFCpb} has been satisfied following the prior REFpb command
- t^{RP} has been satisfied following the prior PRECHARGE commands

After an all-bank REFRESH cycle has completed, all banks will be idle. After issuing REFab:

- t^{RFCab} latency must be satisfied before issuing an ACTIVATE command
- t^{RFCab} latency must be satisfied before issuing a REFab or REFpb command

2.49 REFRESH Command Scheduling Separation Requirements

Symbol	Minimum Delay From	To	Notes
t^{RFCab}	REFab	REFab	
		ACTIVATE command to any bank	
		REFpb	
t^{RFCpb}	REFpb	REFab	
		ACTIVATE command to same bank as REFpb	
		REFpb	

REFRESH Command Scheduling Separation Requirements (Continued)

Symbol	Minimum Delay From	To	Notes
'RRD	REFpb	ACTIVATE command to a different bank than REFpb	
	ACTIVATE	REFpb	1
		ACTIVATE command to a different bank than the prior ACTIVATE command	

Note: 1. A bank must be in the idle state before it is refreshed, so REFAb is prohibited following an ACTIVATE command. REFpb is supported only if it affects a bank that is in the idle state.

Mobile LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the required boundary conditions are met (see the 'SRF Definition figure).

In the most straightforward implementations, a REFRESH command should be scheduled every 'REFI. In this case, self refresh can be entered at any time.

Users may choose to deviate from this regular refresh pattern, for instance, to enable a period in which no refresh is required. As an example, using a 1Gb LPDDR2 device, the user can choose to issue a refresh burst of multi REFRESH commands at the maximum supported rate (limited by 'REFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows: 'REFW - (R/8) × 'REFBW = 'REFW - R × 4 × 'RFCab.


For example, a 1Gb device at $T_C \leq 85^\circ\text{C}$ can be operated without a refresh for up to 32ms - $4096 \times 4 \times 130\text{ns} \approx 30\text{ms}$.

Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in *every* rolling refresh window during refresh pattern transitions. The supported transition from a burst pattern to a regular distributed pattern is shown in the Supported Transition from Repetitive REFRESH Burst figure. If this transition occurs immediately after the burst refresh phase, all rolling 'REFW intervals will meet the minimum required number of REFRESH commands.

A nonsupported transition is shown in Figure 38 (page 60). In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling 'REFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed refresh pattern must be assumed. Micron recommends entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase (see the Recommended Self Refresh Entry and Exit figure).


Regular Distributed Refresh Pattern



Notes: 1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.

2. As an example, in a 1Gb LPDDR2 device at $T_C \leq 85^\circ\text{C}$, the distributed refresh pattern has one REFRESH command per $7.8\mu\text{s}$; the burst refresh pattern has one REFRESH command per $0.52\mu\text{s}$, followed by $\approx 30\text{ms}$ without any REFRESH command.
3. As the nature of a DRAM scaling effect, the maximum burst of 4096 REFRESH commands could affect data retention of the DRAM. Memory controller may limit the maximum burst count to 8 REFRESH commands as similar to LPDDR3 and/or LPDDR4.


Supported Transition from Repetitive REFRESH Burst



Notes: 1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.


2. As an example, in a 1Gb LPDDR2 device at $T_C \leq 85^\circ\text{C}$, the distributed refresh pattern has one REFRESH command per $7.8\mu\text{s}$; the burst refresh pattern has one REFRESH command per $0.52\mu\text{s}$, followed by $\approx 30\text{ms}$ without any REFRESH command.
3. As the nature of a DRAM scaling effect, the maximum burst of 4096 REFRESH commands could affect data retention of the DRAM. Memory controller may limit the maximum burst count to 8 REFRESH commands as similar to LPDDR3 and/or LPDDR4.

Non-supported Transition from Repetitive REFRESH Burst



- Notes:
1. Shown with subsequent REFRESH pause to regular distributed refresh pattern.
 2. There are only ≈ 2048 REFRESH commands in the indicated t_{REFW} window. This does not provide the required minimum number of REFRESH commands (R).

Recommended Self Refresh Entry and Exit



Note: 1. In conjunction with a burst/pause refresh pattern.

REFRESH Requirements

1. Minimum Number of REFRESH Commands

Mobile LPDDR2 requires a minimum number, R , of REFRESH (REFab) commands within any rolling refresh window ($t_{REFW} = 32 \text{ ms}$ @ $MR4[2:0] = 011$ or $T_C \leq 85^\circ\text{C}$). For actual values per density and the resulting average refresh interval (t_{REFI}), see Refresh Requirements.

For t_{REFW} and t_{REFI} refresh multipliers at different MR4 settings, see the MR4 Device Temperature ($MA[7:0] = 04h$) table.

For devices supporting per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

2. Burst REFRESH Limitation

To limit current consumption, a maximum of eight REFab commands can be issued in any rolling t_{REFBW} ($t_{REFBW} = 4 \times 8 \times t_{RFCab}$). This condition does not apply if REFpb commands are used.


3. REFRESH Requirements and Self Refresh

If any time within a refresh window is spent in self refresh mode, the number of required REFRESH commands in that window is reduced to the following:

$$R' = RU \left(\frac{t_{SRF}}{t_{REFI}} \right) = R - RU \left(R \times \frac{t_{SRF}}{t_{REFW}} \right)$$

Where RU represents the round-up function.


'SRF Definition




Notes: 1. Time in self refresh mode is fully enclosed in the refresh window (t_{REFW}).

2. At self refresh entry.
3. At self refresh exit.
4. Several intervals in self refresh during one t_{REFW} interval. In this example, $t_{SRF} = t_{SRF1} + t_{SRF2}$.

All-Bank REFRESH Operation



Per-Bank REFRESH Operation



- Notes:
1. Prior to T0, the REFpb bank counter points to bank 0.
 2. Operations to banks other than the bank being refreshed are supported during the t_{RFCpb} period.

SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS# LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock.

CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. A NOP command must be driven in the clock cycle following the SELF REFRESH command. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR2 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range. See I_{DD6} Partial-Array Self Refresh Current Table for details.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper self refresh operation, power supply pins (V_{DD1} , V_{DD2} , V_{DDQ} , and V_{DDCA}) must be at valid levels. V_{DDQ} can be turned off during self refresh. If V_{DDQ} is turned off, V_{REFDQ} must also be turned off. Prior to exiting self refresh, both V_{DDQ} and V_{REFDQ} must be within their respective minimum/maximum operating ranges (see the Single-Ended AC and DC Input Levels for DQ and DM table). V_{REFDQ} can be at any level between 0 and V_{DDQ} ; V_{REFCA} can be at any level between 0 and V_{DDCA} during self refresh.


Before exiting self refresh, V_{REFDQ} and V_{REFCA} must be within specified limits (see AC and DC Logic Input Measurement Levels for Single-Ended Signals (page 100)). After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during t_{CKESR} . The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least t_{CKESR} . The user can change the external clock frequency or halt the external clock one clock after

self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval (t^{XSR}), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout t^{XSR} . NOP commands must be registered on each rising clock edge during t^{XSR} .

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command or eight per-bank commands) must be issued before issuing a subsequent SELF REFRESH command.

SELF REFRESH Operation



Notes: 1. Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of two cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speedgrade.

2. The device must be in the all banks idle state prior to entering self refresh mode.
3. t^{XSR} begins at the rising edge of the clock after CKE is driven HIGH.
4. A valid command can be issued only after t^{XSR} is satisfied. NOPs must be issued during t^{XSR} .

Partial-Array Self Refresh – Bank Masking

Devices in densities of 64Mb–512Mb are comprised of four banks; densities of 1Gb and higher are comprised of eight banks. Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One 8-bit mode register (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to eight banks. For bank masking bit assignments, see the MR16 PASR Bank Mask (MA[7:0] = 010h) and MR16 Op-Code Bit Definitions tables.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank mask register, a REFRESH operation to the entire bank is blocked and bank data retention is not guaranteed in self

refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as “unmasked.” When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits.

Partial-Array Self Refresh – Segment Masking

Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, eight segments are used for masking (see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables). A mode register is used for programming segment mask bits up to eight bits. For densities less than 1Gb, segment masking is not supported.

When the mask bit to an address range (represented as a segment) is programmed as “masked,” a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled.

A segment masking scheme can be used in place of or in combination with a bank masking scheme. Each segment mask bit setting is applied across all banks. For segment masking bit assignments, see the tables noted above.

2.50 Bank and Segment Masking Example

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0	–	M	–	–	–	–	–	M
Segment 1	0	–	M	–	–	–	–	–	M
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0	–	M	–	–	–	–	–	M
Segment 4	0	–	M	–	–	–	–	–	M
Segment 5	0	–	M	–	–	–	–	–	M
Segment 6	0	–	M	–	–	–	–	–	M
Segment 7	1	M	M	M	M	M	M	M	M


Note: 1. This table provides values for an 8-bank device with REFRESH operations masked to banks 1 and 7, and segments 2 and 7.

MODE REGISTER READ

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after $RL \times ^tCK + ^tDQSCK + ^tDQSQ$ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in the Data Calibration Pattern Description table. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of four. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period (tMRR) is two clock cycles.

MRR Timing – $RL = 3$, $^tMRR = 2$




Notes: 1. MRRs to DQ calibration registers MR32 and MR40 are described in Data Calibration.

2. Only the NOP command is supported during tMRR .
3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
4. Minimum MRR to write latency is $RL + RU(^tDQSCK_{max}/^tCK) + 4/2 + 1 - WL$ clock cycles.
5. Minimum MRR to MRW latency is $RL + RU(^tDQSCK_{max}/^tCK) + 4/2 + 1$ clock cycles.

READ bursts and WRITE bursts cannot be truncated by MRR. Following a READ command, the MRR command must not be issued before $BL/2$ clock cycles have completed. Following a WRITE command, the MRR command must not be issued before $WL + 1 + BL/2 + RU(^tWTR/^tCK)$ clock cycles have completed. If a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for the BL value.


READ to MRR Timing – RL = 3, $t_{MRR} = 2$




Transitioning data Undefined

- Notes: 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
 2. Only the NOP command is supported during ^tMRR.

Burst WRITE Followed by MRR – RL = 3, WL = 1, BL = 4





- Notes:
1. The minimum number of clock cycles from the burst WRITE command to the MRR command is $[WL + 1 + BL/2 + RU(\text{WTR}/\text{CK})]$.
 2. Only the NOP command is supported during t_{MRR} .

Temperature Sensor

Mobile LPDDR2 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see Operating Temperature Range table).

Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than t_{TSI} .

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges (see table noted above). For example, T_{CASE} could be above 85°C when MR4[2:0] equals 011b.

To ensure proper operation using the temperature sensor, applications must accommodate the parameters in the temperature sensor definitions table.

2.51 Temperature Sensor Definitions and Operating Conditions

Parameter	Description	Symbol	Min/Max	Value	Unit
System temperature gradient	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C	TempGradient	MAX	System-dependent	$^{\circ}\text{C/s}$
MR4 READ interval	Time period between MR4 READs from the system	ReadInterval	MAX	System-dependent	ms
Temperature sensor interval	Maximum delay between internal updates of MR4	t_{TSI}	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System-dependent	ms
Device temperature margin	Margin above maximum temperature to support controller response	TempMargin	MAX	2	$^{\circ}\text{C}$

Mobile LPDDR2 devices accommodate the temperature margin between the point at

which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:


$$\text{TempGradient} \times (\text{ReadInterval} + t_{\text{TSI}} + \text{SysRespDelay}) \leq 2^{\circ}\text{C}$$

For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

$$\frac{10^{\circ}\text{C}}{\text{s}} \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2^{\circ}\text{C}$$

In this case, ReadInterval must not exceed 167ms.

Temperature Sensor Timing




DQ Calibration

Mobile LPDDR2 devices feature a DQ calibration function that outputs one of two pre-defined system timing calibration patterns. For x16 devices, pattern A (MRR to MRR32), and pattern B (MRR to MRR40), will return the specified pattern on DQ0 and DQ8; x32 devices return the specified pattern on DQ0, DQ8, DQ16, and DQ24.

For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.

MR32 and MR40 DQ Calibration Timing – RL = 3, tMRR = 2



Note: 1. Only the NOP command is supported during tMRR.

2.52 Data Calibration Pattern Description


Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Description
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A
Pattern B	MR40	0	0	1	1	Reads to MR40 return DQ calibration pattern B

MODE REGISTER WRITE Command

The MODE REGISTER WRITE (MRW) command is used to write configuration data to the mode registers. The MRW command is initiated with CS# LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f–CA0f, CA9r–CA4r. The data to be written to the mode register is contained in CA9f–CA2f. The MRW command period is defined by t_{MRW} . MRWs to read-only registers have no impact on the functionality of the device.

MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.

MODE REGISTER WRITE Timing – RL = 3, $t_{MRW} = 5$



- Notes: 1. At time Ty, the device is in the idle state.
2. Only the NOP command is supported during t_{MRW} .

2.53 Truth Table for MRR and MRW

Current State	Command	Intermediate State	Next State
All banks idle	MRR	Reading mode register, all banks idle	All banks idle
	MRW	Writing mode register, all banks idle	All banks idle
	MRW(RESET)	Resetting, device auto initialization	All banks idle
Bank(s) active	MRR	Reading mode register, bank(s) idle	Bank(s) active
	MRW	Not allowed	Not allowed
	MRW(RESET)	Not allowed	Not allowed

MRW RESET Command

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see 2. RESET Command under Power-Up (page 21)). The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during t_{INIT4} . After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command has completed.

For MRW RESET timing, see Figure 9 (page 23).

MRW ZQ Calibration Commands

The MRW command is used to initiate a ZQ calibration command that calibrates output driver impedance across process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration. To achieve tighter tolerances, proper ZQ calibration must be performed.

There are four ZQ calibration commands and related timings: t_{ZQINIT} , $t_{ZQRESET}$, t_{ZQCL} , and t_{ZQCS} . t_{ZQINIT} is used for initialization calibration; $t_{ZQRESET}$ is used for resetting ZQ to the default output impedance; t_{ZQCL} is used for long calibration(s); and t_{ZQCS} is used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table for ZQ calibration command code definitions.

ZQINIT must be performed for LPDDR2 devices. ZQINIT provides an output impedance accuracy of $\pm 15\%$. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of $\pm 15\%$. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

ZQRESET resets the output impedance calibration to a default accuracy of $\pm 30\%$ across process, voltage, and temperature. This command is used to ensure output impedance accuracy to $\pm 30\%$ when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within t_{ZQCS} for all speed bins, assuming the maximum sensitivities specified in Table 80 and Table 81 are met. The appropriate interval between ZQCS commands can be determined using these tables and system-specific parameters.

Mobile LPDDR2 devices are subject to temperature drift rate ($T_{driftrate}$) and voltage drift rate ($V_{driftrate}$) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{ZQ_{correction}}{(T_{sens} \times T_{driftrate}) + (V_{sens} \times V_{driftrate})}$$

Where $T_{sens} = \text{MAX}(dR_{ONdT})$ and $V_{sens} = \text{MAX}(dR_{ONdV})$ define temperature and voltage sensitivities.

For example, if $T_{sens} = 0.75\%/^{\circ}\text{C}$, $V_{sens} = 0.20\%/mV$, $T_{driftrate} = 1^{\circ}\text{C}/\text{sec}$, and $V_{driftrate} = 15 \text{ mV}/\text{sec}$, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4\text{s}$$


A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged.

No other activities can be performed on the data bus during calibration periods (t_{ZQINIT} , t_{ZQCL} , or t_{ZQCS}). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQRESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption.

In systems sharing a ZQ resistor between devices, the controller must prevent t_{ZQINIT} , t_{ZQCS} , and t_{ZQCL} overlap between the devices. ZQRESET overlap is acceptable. If the

ZQ resistor is absent from the system, ZQ must be connected to V_{DDCA} . In this situation, the device must ignore ZQ calibration commands and the device will use the default calibration settings.

ZQ Timings



Notes: 1. Only the NOP command is supported during ZQ calibrations.

2. CKE must be registered HIGH continuously during the calibration period.

3. All devices connected to the DQ bus should be High-Z during the calibration process.

ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm ($\pm 1\%$ tolerance) external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Input/Output Capacitance table).

Power-Down

Power-down is entered synchronously when CKE is registered LOW and CS# is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as ACTIVATE, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down I_{DD} specification will not be applied until such operations are complete.

If power-down occurs when all banks are idle, this mode is referred to as idle power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.


Entering power-down deactivates the input and output buffers, excluding CK, CK#, and CKE. In power-down mode, CKE must be held LOW; all other input signals are “Don’t Care.” CKE LOW must be maintained until t_{CKE} is satisfied. V_{REFCA} must be maintained at a valid level during power-down.

V_{DDQ} can be turned off during power-down. If V_{DDQ} is turned off, V_{REFDQ} must also be turned off. Prior to exiting power-down, both V_{DDQ} and V_{REFDQ} must be within their respective minimum/maximum operating ranges (see AC and DC Operating Conditions).

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in REFRESH Command.


The power-down state is exited when CKE is registered HIGH. The controller must drive CS# HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until t_{CKE} is satisfied. A valid, executable command can be applied with power-down exit latency t_{XP} after CKE goes HIGH. Power-down exit latency is defined in the AC Timing section.

Power-Down Entry and Exit Timing




Note: 1. Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of two stable clocks complete.

CKE Intensive Environment




REFRESH-to-REFRESH Timing in CKE Intensive Environments




Note: 1. The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.

READ to Power-Down Entry

BL = 4




BL = 8




- Notes: 1. CKE must be held HIGH until the end of the burst operation.
 2. CKE can be registered LOW at $(RL + RU \cdot (DQ_{SCK}(\text{MAX}) / CK) + BL/2 + 1)$ clock cycles after the clock on which the READ command is registered.

READ with Auto Precharge to Power-Down Entry

BL = 4



BL = 8




Notes: 1. CKE must be held HIGH until the end of the burst operation.


2. CKE can be registered LOW at $(RL + RU('DQSCK/'CK) + BL/2 + 1)$ clock cycles after the clock on which the READ command is registered.
3. $BL/2$ with $t_{RTP} = 7.5\text{ns}$ and $t_{RAS}(\text{MIN})$ is satisfied.
4. Start internal PRECHARGE.

WRITE to Power-Down Entry

BL = 4




BL = 8




Note: 1. CKE can be registered LOW at $(WL + 1 + BL/2 + RU(t_{WR}/CK))$ clock cycles after the clock on which the WRITE command is registered.

WRITE with Auto Precharge to Power-Down Entry

BL = 4




BL = 8




- Notes:
1. CKE can be registered LOW at $(WL + 1 + BL/2 + RU(t_{WR}/CK + 1))$ clock cycles after the WRITE command is registered.
 2. Start internal PRECHARGE.

REFRESH Command to Power-Down Entry




Note: 1. CKE can go LOW t¹HCKE after the clock on which the REFRESH command is registered.

ACTIVATE Command to Power-Down Entry




Note: 1. CKE can go LOW at t¹HCKE after the clock on which the ACTIVATE command is registered.

PRECHARGE Command to Power-Down Entry




Note: 1. CKE can go LOW t¹HCKE after the clock on which the PRECHARGE command is registered.

MRR Command to Power-Down Entry



Note: 1. CKE can be registered LOW at $(RL + RU(t_{DQSK}/t_{CK}) + BL/2 + 1)$ clock cycles after the clock on which the MRR command is registered.

MRW Command to Power-Down Entry



Note: 1. CKE can be registered LOW t_{MRW} after the clock on which the MRW command is registered.


Deep Power-Down

Deep power-down (DPD) is entered when CKE is registered LOW with CS# LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. The NOP command must be driven in the clock cycle following power-down entry. CKE must not go LOW while MRR or MRW operations are in progress. CKE can go LOW while other operations such as ACTIVATE, auto precharge, PRECHARGE, or REFRESH are in progress, however, deep power-down I_{DD} specifications will not be applied until those operations complete. The contents of the array will be lost upon entering DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device. V_{REFDQ} can be at any level between 0 and V_{DDQ} , and V_{REFCA} can be at any level between 0 and V_{DDCA} during DPD. All power supplies (including V_{REF}) must be within the specified limits prior to exiting DPD (see AC and DC Operating Conditions).

To exit DPD, CKE must be HIGH, t_{ISCKE} must be complete, and the clock must be stable. To resume operation, the device must be fully reinitialized using the power-up initialization sequence.

Deep Power-Down Entry and Exit Timing



- Notes:
1. The initialization sequence can start at any time after $T_x + 1$.
 2. t_{INIT3} and $T_x + 1$ refer to timings in the initialization sequence. For details, see Mode Register Definition.

Input Clock Frequency Changes and Stop Events

Input Clock Frequency Changes and Clock Stop with CKE LOW

During CKE LOW, Mobile LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions, t_{RCD} and t_{RP} , have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies $t_{\text{CH(abs)}}$ and $t_{\text{CL(abs)}}$ for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, $t_{\text{CK(MIN)}}$ and $t_{\text{CK(MAX)}}$ must be met for each clock cycle.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.

Input Clock Frequency Changes and Clock Stop with CKE HIGH

During CKE HIGH, LPDDR2 devices support input clock frequency changes and clock stop under the following conditions:

- REFRESH requirements are met
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands must have completed, including any associated data bursts, prior to changing the frequency
- Related timing conditions, t_{RCD} , t_{WR} , t_{WRA} , t_{RP} , t_{MRW} , and t_{MRR} , etc., are met
- CS# must be held HIGH
- Only REFab or REFpb commands can be in process

The device is ready for normal operation after the clock satisfies $t_{CH(ABS)}$ and $t_{CL(ABS)}$ for a minimum of $2 \times t_{CK} + t_{XP}$.

For input clock frequency changes, $t_{CK(MIN)}$ and $t_{CK(MAX)}$ must be met for each clock cycle.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL, etc. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK is held LOW and CK# is held HIGH.

NO OPERATION Command

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can only be issued at clock cycle N when the CKE level is constant for clock cycle N-1 and clock cycle N. The NOP command has two possible encodings: CS# HIGH at the clock rising edge N; and CS# LOW with CA0, CA1, CA2 HIGH at the clock rising edge N.


The NOP command will not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

Simplified Bus Interface State Diagram

The state diagram (see Figure 64 (page 85)) provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications.

The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks.

Simplified Bus Interface State Diagram



Note: 1. All banks are precharged in the idle state.

Truth Tables

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks.

Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.









2.54 Command Truth Table

Notes 1–11 apply to all parameters conditions

Command	Command Pins			CA Pins										CK Edge
	CKE		CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	
	CK(n-1)	CK(n)												
MRW	H	H	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
	H	H	X	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	
	H	H	X	MA6	MA7	X								
REFRESH (per bank)	H	H	L	L	L	H	L	X						
	H	H	X	X										
REFRESH (all banks)	H	H	L	L	L	H	H	X						
	H	H	X	X										
Enter self refresh	H	L	L	L	L	H	X							
	X	L	X	X										
ACTIVATE (bank)	H	H	L	L	H	R8	R9	R10	R11	R12	BA0	BA1	BA2	
	H	H	X	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	
WRITE (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
	H	H	X	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	
READ (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	
	H	H	X	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	
PRECHARGE (bank)	H	H	L	H	H	L	H	AB	X	X	BA0	BA1	BA2	
	H	H	X	X										
BST	H	H	L	H	H	L	L	X						
	H	H	X	X										
Enter DPD	H	L	L	H	H	L	X							
	X	L	X	X										
NOP	H	H	L	H	H	H	X							
	H	H	X	X										
Maintain PD, SREF, DPD, (NOP)	L	L	L	H	H	H	X							
	L	L	X	X										

Command Truth Table (Continued)

Notes 1–11 apply to all parameters conditions

Command	Command Pins			CA Pins									CK Edge	
	CKE		CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8		CA9
	CK(n-1)	CK(n)												
NOP	H	H	H	X										
	H	H	X	X										
Maintain PD, SREF, DPD, (NOP)	L	L	H	X										
	L	L	X	X										
Enter power-down	H	L	H	X										
	X	L	X	X										
Exit PD, SREF, DPD	L	H	H	X										
	X	H	X	X										

- Notes:
- All commands are defined by the current state of CS#, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
 - Bank addresses (BA) determine which bank will be operated upon.
 - AP HIGH during a READ or WRITE command indicates that an auto precharge will occur to the bank associated with the READ or WRITE command.
 - X indicates a “Don’t Care” state, with a defined logic level, either HIGH (H) or LOW (L).
 - Self refresh exit and DPD exit are asynchronous.
 - V_{REF} must be between 0 and V_{DDQ} during self refresh and DPD operation.
 - CAx_r refers to command/address bit “x” on the rising edge of clock.
 - CAx_f refers to command/address bit “x” on the falling edge of clock.
 - CS# and CKE are sampled on the rising edge of the clock.
 - Per-bank refresh is only supported in devices with eight banks.
 - The least-significant column address C0 is not transmitted on the CA bus, and is inferred to be zero.

2.55 CKE Truth Table

Notes 1–5 apply to all parameters and conditions; L = LOW, H = HIGH, X = “Don’t Care”

Current State	CKE _{n-1}	CKE _n	CS#	Command <i>n</i>	Operation <i>n</i>	Next State	Notes
Active power-down	L	L	X	X	Maintain active power-down	Active power-down	
	L	H	H	NOP	Exit active power-down	Active	6, 7
Idle power-down	L	L	X	X	Maintain idle power-down	Idle power-down	
	L	H	H	NOP	Exit idle power-down	Idle	6, 7
Resetting idle power-down	L	L	X	X	Maintain resetting power-down	Resetting power-down	
	L	H	H	NOP	Exit resetting power-down	Idle or resetting	6, 7, 8

CKE Truth Table (Continued)

Notes 1–5 apply to all parameters and conditions; L = LOW, H = HIGH, X = “Don’t Care”

Current State	CKE $n-1$	CKE n	CS#	Command n	Operation n	Next State	Notes	
Deep power-down	L	L	X	X	Maintain deep power-down	Deep power-down		
	L	H	H	NOP	Exit deep power-down	Power-on	9	
Self refresh	L	L	X	X	Maintain self refresh	Self refresh		
	L	H	H	NOP	Exit self refresh	Idle	10, 11	
Bank(s) active	H	L	H	NOP	Enter active power-down	Active power-down		
All banks idle	H	L	H	NOP	Enter idle power-down	Idle power-down		
	H	L	L	Enter self refresh	Enter self refresh	Self refresh		
	H	L	L	DPD	Enter deep power-down	Deep power-down		
Resetting	H	L	H	NOP	Enter resetting power-down	Resetting power-down		
Other states	H	H	Refer to the command truth table					

- Notes:
1. Current state = the state of the device immediately prior to the clock rising edge n .
 2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
 3. CKE n = the logic state of CKE at clock rising edge n ; CKE $n-1$ was the state of CKE at the previous clock edge.
 4. CS# = the logic state of CS# at the clock rising edge n .
 5. Command n = the command registered at clock edge n , and operation n is a result of command n .
 6. Power-down exit time (t^{XP}) must elapse before any command other than NOP is issued.
 7. The clock must toggle at least twice prior to the t^{XP} period.
 8. Upon exiting the resetting power-down state, the device will return to the idle state if t^{INIT5} has expired.
 9. The DPD exit procedure must be followed as described in Deep Power Down.
 10. Self refresh exit time (t^{XSR}) must elapse before any command other than NOP is issued.
 11. The clock must toggle at least twice prior to the t^{XSR} time.

2.56 Current State Bank n to Command to Bank n Truth Table

Notes 1–5 apply to all parameters and conditions

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current state	

Current State Bank *n* to Command to Bank *n* Truth Table (Continued)

Notes 1–5 apply to all parameters and conditions

Current State	Command	Operation	Next State	Notes
Idle	ACTIVATE	Select and activate row	Active	6
	Refresh (per bank)	Begin to refresh	Refreshing (per bank)	7
	Refresh (all banks)	Begin to refresh	Refreshing (all banks)	8
	MRW	Load value to mode register	MR writing	8
	MRR	Read value from mode register	Idle, MR reading	
	RESET	Begin device auto initialization	Resetting	8, 9
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10, 11
Row active	READ	Select column and start read burst	Reading	
	WRITE	Select column and start write burst	Writing	
	MRR	Read value from mode register	Active MR reading	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Reading	READ	Select column and start new read burst	Reading	12, 13
	WRITE	Select column and start write burst	Writing	12, 13, 14
	BST	Read burst terminate	Active	15
Writing	WRITE	Select column and start new write burst	Writing	12, 13
	READ	Select column and start read burst	Reading	12, 13, 16
	BST	Write burst terminate	Active	15
Power-on	MRW RESET	Begin device auto initialization	Resetting	8, 10
Resetting	MRR	Read value from mode register	Resetting MR reading	

- Notes:
1. Values in this table apply when both $CKEn-1$ and $CKEn$ are HIGH, and after 'XSR or 'XP has been met, if the previous state was power-down.
 2. All states and sequences not shown are illegal or reserved.
 3. Current state definitions:

Idle: The bank or banks have been precharged, and 'RP has been met.

Active: A row in the bank has been activated, and 'RCD has been met. No data bursts or accesses and no register accesses are in progress.

Reading: A READ burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.

Writing: A WRITE burst has been initiated with auto precharge disabled and has not yet terminated or been terminated.

4. The states listed below must not be interrupted by a command issued to the same bank. NOP commands or supported commands to the other bank must be issued on any clock edge occurring during these states. Supported commands to the other banks are determined by that bank's current state, and the definitions given in the following table.

Precharge: Starts with registration of a PRECHARGE command and ends when 'RP is met. After 'RP is met, the bank is in the idle state.

Row activate: Starts with registration of an ACTIVATE command and ends when 'RCD is met. After 'RCD is met, the bank is in the active state.

READ with AP enabled: Starts with registration of a READ command with auto pre-charge enabled and ends when 'RP is met. After 'RP is met, the bank is in the idle state.

WRITE with AP enabled: Starts with registration of a WRITE command with auto pre-charge enabled and ends when 'RP is met. After 'RP is met, the bank is in the idle state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each rising clock edge during these states.

Refresh (per bank): Starts with registration of a REFRESH (per bank) command and ends when 'RFCpb is met. After 'RFCpb is met, the bank is in the idle state.

Refresh (all banks): Starts with registration of a REFRESH (all banks) command and ends when 'RFCab is met. After 'RFCab is met, the device is in the all banks idle state.

Idle MR reading: Starts with registration of the MRR command and ends when 'MRR is met. After 'MRR is met, the device is in the all banks idle state.

Resetting MR reading: Starts with registration of the MRR command and ends when 'MRR is met. After 'MRR is met, the device is in the all banks idle state.

Active MR reading: Starts with registration of the MRR command and ends when 'MRR is met. After 'MRR is met, the bank is in the active state.

MR writing: Starts with registration of the MRW command and ends when 'MRW is met. After 'MRW is met, the device is in the all banks idle state.

Precharging all: Starts with registration of a PRECHARGE ALL command and ends when 'RP is met. After 'RP is met, the device is in the all banks idle state.

6. There are no restrictions to the number of ACTIVATE commands to a given row in a refresh period provided DRAM timing specifications are not violated. However, specific attempts to bypass Rowhammer circuits may result in data disturb.
 7. Bank-specific; requires that the bank is idle and no bursts are in progress.
 8. Not bank-specific; requires that all banks are idle and no bursts are in progress.
 9. Not bank-specific.
10. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
 11. If a PRECHARGE command is issued to a bank in the idle state, 'RP still applies.
12. A command other than NOP should not be issued to the same bank while a burst READ or burst WRITE with auto precharge is enabled.
13. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
14. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
15. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ/WRITE command, regardless of bank.
16. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.

2.57 Current State Bank *n* to Command to Bank *m* Truth Table

Notes 1–6 apply to all parameters and conditions

Current State of Bank <i>n</i>	Command to Bank <i>m</i>	Operation	Next State for Bank <i>m</i>	Notes
Any	NOP	Continue previous operation	Current state of bank <i>m</i>	
Idle	Any	Any command supported to bank <i>m</i>	–	7

Current State Bank *n* to Command to Bank *m* Truth Table (Continued)

Notes 1–6 apply to all parameters and conditions

Current State of Bank <i>n</i>	Command to Bank <i>m</i>	Operation	Next State for Bank <i>m</i>	Notes
Row activating, active, or pre-charging	ACTIVATE	Select and activate row in bank <i>m</i>	Active	8
	READ	Select column and start READ burst from bank <i>m</i>	Reading	9
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
	MRR	READ value from mode register	Idle MR reading or active MR reading	11, 12, 13
	BST	READ or WRITE burst terminates an on-going READ/WRITE from/to bank <i>m</i>	Active	7
Reading (auto precharge disabled)	READ	Select column and start READ burst from bank <i>m</i>	Reading	9
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 14
	ACTIVATE	Select and activate row in bank <i>m</i>	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing (auto precharge disabled)	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 15
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9
	ACTIVATE	Select and activate row in bank <i>m</i>	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Reading with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 16
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 14, 16
	ACTIVATE	Select and activate row in bank <i>m</i>	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Writing with auto precharge	READ	Select column and start READ burst from bank <i>m</i>	Reading	9, 15, 16
	WRITE	Select column and start WRITE burst to bank <i>m</i>	Writing	9, 16
	ACTIVATE	Select and activate row in bank <i>m</i>	Active	
	PRECHARGE	Deactivate row(s) in bank or banks	Precharging	10
Power-on	MRW RESET	Begin device auto initialization	Resetting	17, 18
Resetting	MRR	Read value from mode register	Resetting MR reading	

- Notes: 1. This table applies when: the previous state was self refresh or power-down; after 'XSR or 'XP has been met; *and* both CKEn-1 and CKEn are HIGH.
2. All states and sequences not shown are illegal or reserved.

3. Current state definitions:

Idle: The bank has been precharged and t_{RP} has been met.

Active: A row in the bank has been activated, t_{RCD} has been met, no data bursts or accesses and no register accesses are in progress.

Read: A READ burst has been initiated with auto precharge disabled and the READ has not yet terminated or been terminated.

Write: A WRITE burst has been initiated with auto precharge disabled and the WRITE has not yet terminated or been terminated.

4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.
5. A BST command cannot be issued to another bank; it applies only to the bank represented by the current state.
6. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:

Idle MRR: Starts with registration of the MRR command and ends when t_{MRR} has been met. After t_{MRR} is met, the device is in the all banks idle state.

Reset MRR: Starts with registration of the MRR command and ends when t_{MRR} has been met. After t_{MRR} is met, the device is in the all banks idle state.

Active MRR: Starts with registration of the MRR command and ends when t_{MRR} has been met. After t_{MRR} is met, the bank is in the active state.

MRW: Starts with registration of the MRW command and ends when t_{MRW} has been met. After t_{MRW} is met, the device is in the all banks idle state.

7. BST is supported only if a READ or WRITE burst is ongoing.
8. t_{RRD} must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m .
9. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
10. This command may or may not be bank-specific. If all banks are being precharged, they must be in a valid state for precharging.
 11. MRR is supported in the row-activating state.
 12. MRR is supported in the precharging state.
13. The next state for bank m depends on the current state of bank m (idle, row-activating, precharging, or active).
14. A WRITE command can be issued after the completion of the READ burst; otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
15. A READ command can be issued after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
16. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks provided that the timing restrictions in the PRECHARGE and Auto Precharge Clarification table are met.
 17. Not bank-specific; requires that all banks are idle and no bursts are in progress.
 18. RESET command is achieved through MODE REGISTER WRITE command.

2.58 DM Truth Table

Functional Name	DM	DQ	Notes
Write enable	L	Valid	1
Write inhibit	H	X	1

Note: 1. Used to mask write data, and is provided simultaneously with the corresponding input data.

Electrical Specifications

Absolute Maximum Ratings

Stresses greater than those listed below may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

2.59 Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Unit	Notes
V _{DD1} supply voltage relative to V _{SS}	V _{DD1}	-0.4	+2.3	V	1
V _{DD2} supply voltage relative to V _{SS}	V _{DD2} (1.2V)	-0.4	+1.6	V	1
V _{DDCA} supply voltage relative to V _{SSCA}	V _{DDCA}	-0.4	+1.6	V	1, 2
V _{DDQ} supply voltage relative to V _{SSQ}	V _{DDQ}	-0.4	+1.6	V	1, 3
Voltage on any ball relative to V _{SS}	V _{IN} , V _{OUT}	-0.4	+1.6	V	
Storage temperature	T _{STG}	-55	+125	°C	4

- Notes:
- See 1. Voltage Ramp under Power-Up.
 - V_{REFCA} 0.6 ≤ V_{DDCA}; however, V_{REFCA} may be ≥ V_{DDCA} provided that V_{REFCA} ≤ 300mV.
 - V_{REFDQ} 0.6 ≤ V_{DDQ}; however, V_{REFDQ} may be ≥ V_{DDQ} provided that V_{REFDQ} ≤ 300mV.
 - Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

Input/Output Capacitance

2.60 Input/Output Capacitance

Note 1 applies to all parameters and conditions

Parameter	Symbol	LPDDR2 1066-466		LPDDR2 400-200		Unit	Notes
		MIN	MAX	MIN	MAX		
Input capacitance, CK and CK#	C _{CK}	1.0	2.0	1.0	2.0	pF	2, 3
Input capacitance delta, CK and CK#	C _{DCK}	0	0.20	0	0.25	pF	2, 3, 4
Input capacitance, all other input-only pins	C _I	1.0	2.0	1.0	2.0	pF	2, 3, 5
Input capacitance delta, all other input-only pins	C _{DI}	-0.40	+0.40	-0.50	+0.50	pF	2, 3, 6
Input/output capacitance, DQ, DM, DQS, DQS#	C _{IO}	1.25	2.5	1.25	2.5	pF	2, 3, 7, 8
Input/output capacitance delta, DQS, DQS#	C _{DDQS}	0	0.25	0	0.30	pF	2, 3, 8, 9
Input/output capacitance delta, DQ, DM	C _{DIO}	-0.5	+0.5	-0.6	+0.6	pF	2, 3, 8, 10

Input/Output Capacitance (Continued)

Note 1 applies to all parameters and conditions

Parameter	Symbol	LPDDR2 1066-466		LPDDR2 400-200		Unit	Notes
		MIN	MAX	MIN	MAX		
Input/output capacitance ZQ	C_{ZQ}	0	2.5	0	2.5	pF	2, 3, 11

- Notes:
- T_C -40°C to $+105^{\circ}\text{C}$; $V_{DDQ} = 1.14\text{--}1.3\text{V}$; $V_{DDCA} = 1.14\text{--}1.3\text{V}$; $V_{DD1} = 1.7\text{--}1.95\text{V}$; $V_{DD2} = 1.14\text{--}1.3\text{V}$.
 - This parameter applies to die devices only (does not include package capacitance).
 - This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with V_{DD1} , V_{DD2} , V_{DDQ} , V_{SS} , V_{SSCA} , and V_{SSQ} applied; all other pins are left floating.
 - Absolute value of $C_{CK} - C_{CK\#}$.
 - C_I applies to CS#, CKE, and CA[9:0].
 - $C_{DI} = C_I - 0.5 \times (C_{CK} + C_{CK\#})$.
 - DM loading matches DQ and DQS.
 - MR3I/O configuration drive strength OP[3:0] = 0001b (34.3 ohm typical).
 - Absolute value of C_{DQS} and $C_{DQS\#}$.
 - $C_{DIO} = C_{IO} - 0.5 \times (C_{DQS} + C_{DQS\#})$ in byte-lane.
 - Maximum external load capacitance on ZQ pin: 5pF.

Electrical Specifications – IDD Specifications and Conditions

The following definitions and conditions are used in the I_{DD} measurement tables unless stated otherwise:

- LOW: $V_{IN} \leq V_{IL(DC)\text{max}}$
- HIGH: $V_{IN} \geq V_{IH(DC)\text{min}}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables

2.61 Switching for CA Input Signals

Notes 1–3 apply to all parameters and conditions

	CK Rising/ CK# Falling	CK Falling/ CK# Rising	CK Rising/ CK# Falling	CK Falling/ CK# Rising	CK Rising/ CK# Falling	CK Falling/ CK# Rising	CK Rising/ CK# Falling	CK Falling/ CK# Rising
Cycle	N		N + 1		N + 2		N + 3	
CS#	HIGH		HIGH		HIGH		HIGH	
CA0	H	L	L	L	L	H	H	H
CA1	H	H	H	L	L	L	L	H
CA2	H	L	L	L	L	H	H	H
CA3	H	H	H	L	L	L	L	H
CA4	H	L	L	L	L	H	H	H
CA5	H	H	H	L	L	L	L	H
CA6	H	L	L	L	L	H	H	H
CA7	H	H	H	L	L	L	L	H

Switching for CA Input Signals (Continued)

Notes 1–3 apply to all parameters and conditions

	CK Rising/ CK# Falling	CK Falling/ CK# Rising	CK Rising/ CK# Falling	CK Falling/ CK# Rising	CK Rising/ CK# Falling	CK Falling/ CK# Rising	CK Rising/ CK# Falling	CK Falling/ CK# Rising
CA8	H	L	L	L	L	H	H	H
CA9	H	H	H	L	L	L	L	H

- Notes:
1. CS# must always be driven HIGH.
 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
 3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during I_{DD} measurement for I_{DD} values that require switching on the CA bus.

2.62 Switching for IDD4R

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	H	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	H	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	H	H	N + 1	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 1	NOP	HLH	LHLHLHL	L
Rising	H	L	N + 2	Read_Rising	HLH	LHLHLHL	H
Falling	H	L	N + 2	Read_Falling	LLL	HHHHHHH	H
Rising	H	H	N + 3	NOP	LLL	HHHHHHH	H
Falling	H	H	N + 3	NOP	HLH	LHLHLHL	L

- Notes:
1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
 2. The noted pattern (N, N + 1...) is used continuously during I_{DD} measurement for I_{DD4R}.

2.63 Switching for IDD4W

Clock	CKE	CS#	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	H	L	N	Write_Rising	LLH	LHLHLHL	L
Falling	H	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	H	H	N + 1	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 1	NOP	HLH	LHLHLHL	L
Rising	H	L	N + 2	Write_Rising	LLH	LHLHLHL	H
Falling	H	L	N + 2	Write_Falling	LLL	HHHHHHH	H
Rising	H	H	N + 3	NOP	LLL	HHHHHHH	H
Falling	H	H	N + 3	NOP	HLH	LHLHLHL	L

- Notes:
1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
 2. Data masking (DM) must always be driven LOW.
 3. The noted pattern (N, N + 1...) is used continuously during I_{DD} measurement for I_{DD4W}.

2.64 IDD Specification Parameters and Operating Conditions

Notes 1–3 apply to all parameters and conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current (SDRAM): $t_{CK} = t_{CKmin}$; $t_{RC} = t_{RCmin}$; CKE is HIGH; CS# is HIGH between valid commands; CA bus inputs are switching; Data bus inputs are stable	I_{DD01}	V_{DD1}	
	I_{DD02}	V_{DD2}	
	I_{DD0in}	V_{DDCA}, V_{DDQ}	4
Idle power-down standby current: $t_{CK} = t_{CKmin}$; CKE is LOW; CS# is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable	I_{DD2P1}	V_{DD1}	
	I_{DD2P2}	V_{DD2}	
	$I_{DD2P,in}$	V_{DDCA}, V_{DDQ}	4
Idle power-down standby current with clock stop: CK = LOW, CK# = HIGH; CKE is LOW; CS# is HIGH; All banks are idle; CA bus inputs are stable; Data bus inputs are stable	I_{DD2PS1}	V_{DD1}	
	I_{DD2PS2}	V_{DD2}	
	$I_{DD2PS,in}$	V_{DDCA}, V_{DDQ}	4
Idle non-power-down standby current: $t_{CK} = t_{CKmin}$; CKE is HIGH; CS# is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable	I_{DD2N1}	V_{DD1}	
	I_{DD2N2}	V_{DD2}	
	$I_{DD2N,in}$	V_{DDCA}, V_{DDQ}	4
Idle non-power-down standby current with clock stopped: CK = LOW; CK# = HIGH; CKE is HIGH; CS# is HIGH; All banks are idle; CA bus inputs are stable; Data bus inputs are stable	I_{DD2NS1}	V_{DD1}	
	I_{DD2NS2}	V_{DD2}	
	$I_{DD2NS,in}$	V_{DDCA}, V_{DDQ}	4
Active power-down standby current: $t_{CK} = t_{CKmin}$; CKE is LOW; CS# is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable	I_{DD3P1}	V_{DD1}	
	I_{DD3P2}	V_{DD2}	
	$I_{DD3P,in}$	V_{DDCA}, V_{DDQ}	4
Active power-down standby current with clock stop: CK = LOW, CK# = HIGH; CKE is LOW; CS# is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable	I_{DD3PS1}	V_{DD1}	
	I_{DD3PS2}	V_{DD2}	
	$I_{DD3PS,in}$	V_{DDCA}, V_{DDQ}	4
Active non-power-down standby current: $t_{CK} = t_{CKmin}$; CKE is HIGH; CS# is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable	I_{DD3N1}	V_{DD1}	
	I_{DD3N2}	V_{DD2}	
	$I_{DD3N,in}$	V_{DDCA}, V_{DDQ}	4
Active non-power-down standby current with clock stopped: CK = LOW, CK# = HIGH; CKE is HIGH; CS# is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable	I_{DD3NS1}	V_{DD1}	
	I_{DD3NS2}	V_{DD2}	
	$I_{DD3NS,in}$	V_{DDCA}, V_{DDQ}	4
Operating burst READ current: $t_{CK} = t_{CKmin}$; CS# is HIGH between valid commands; One bank is active; BL = 4; RL = RL (MIN); CA bus inputs are switching; 50% data change each burst transfer	I_{DD4R1}	V_{DD1}	
	I_{DD4R2}	V_{DD2}	
	$I_{DD4R,in}$	V_{DDCA}	
	I_{DD4RQ}	V_{DDQ}	5
Operating burst WRITE current: $t_{CK} = t_{CKmin}$; CS# is HIGH between valid commands; One bank is active; BL = 4; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer	I_{DD4W1}	V_{DD1}	
	I_{DD4W2}	V_{DD2}	
	$I_{DD4W,in}$	V_{DDCA}, V_{DDQ}	4
All-bank REFRESH burst current: $t_{CK} = t_{CKmin}$; CKE is HIGH between valid commands; $t_{RC} = t_{RFCabmin}$; Burst refresh; CA bus inputs are switching; Data bus inputs are stable	I_{DD51}	V_{DD1}	
	I_{DD52}	V_{DD2}	
	I_{DD5IN}	V_{DDCA}, V_{DDQ}	4

I_{DD} Specification Parameters and Operating Conditions (Continued)

Notes 1–3 apply to all parameters and conditions

Parameter/Condition	Symbol	Power Supply	Notes
All-bank REFRESH average current: ^t CK = ^t CKmin; CKE is HIGH between valid commands; ^t RC = ^t REFI; CA bus inputs are switching; Data bus inputs are stable	I _{DD5AB1}	V _{DD1}	
	I _{DD5AB2}	V _{DD2}	
	I _{DD5AB,in}	V _{DDCA} , V _{DDQ}	4
Per-bank REFRESH average current: ^t CK = ^t CKmin; CKE is HIGH between valid commands; ^t RC = ^t REFI/8; CA bus inputs are switching; Data bus inputs are stable	I _{DD5PB1}	V _{DD1}	6
	I _{DD5PB2}	V _{DD2}	6
	I _{DD5PB,in}	V _{DDCA} , V _{DDQ}	4, 6
Self refresh current (–40°C to +85°C): CK = LOW, CK# = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x self refresh rate	I _{DD61}	V _{DD1}	7
	I _{DD62}	V _{DD2}	7
	I _{DD6IN}	V _{DDCA} , V _{DDQ}	4, 7
Self refresh current (+85°C to +105°C): CK = LOW, CK# = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable	I _{DD6ET1}	V _{DD1}	7, 8
	I _{DD6ET2}	V _{DD2}	7, 8
	I _{DD6ET,in}	V _{DDCA} , V _{DDQ}	4, 7, 8
Self refresh current (+105°C to +125°C): Not available.			9
Deep power-down current: CK = LOW, CK# = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable	I _{DD81}	V _{DD1}	8
	I _{DD82}	V _{DD2}	8
	I _{DD8IN}	V _{DDCA} , V _{DDQ}	4, 8

- Notes:
1. I_{DD} values are the maximum of the distribution of the arithmetic mean.
 2. I_{DD} current specifications are tested after the device is properly initialized.
 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
 4. Measured currents are the sum of V_{DDQ} and V_{DDCA}.
 5. Guaranteed by design with output reference load and R_{ON} = 40 ohm.
 6. Per-bank REFRESH is only applicable for LPDDR2-S4 device densities 1Gb or higher.
 7. This is the general definition that applies to full-array self refresh.
 8. I_{DD6ET} and I_{DD8} are typical values, are sampled only, and are not tested.
 9. When TC >105°C, self-refresh mode is not available.

AC and DC Operating Conditions

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

2.65 Recommended DC Operating Conditions

Symbol	LPDDR2-S4B			Power Supply	Unit
	Min	Typ	Max		
V _{DD1} ¹	1.70	1.80	1.95	Core power 1	V
V _{DD2}	1.14	1.20	1.30	Core power 2	V
V _{DDCA}	1.14	1.20	1.30	Input buffer power	V

Recommended DC Operating Conditions (Continued)

Symbol	LPDDR2-S4B			Power Supply	Unit
	Min	Typ	Max		
V_{DDQ}	1.14	1.20	1.30	I/O buffer power	V

Note: 1. V_{DD1} uses significantly less power than V_{DD2} .

2.66 Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input leakage current: For CA, CKE, CS#, CK, CK#; Any input $0V \leq V_{IN} \leq V_{DDCA}$; (All other pins not under test = 0V)	I_L	-2	2	μA	1
V_{REF} supply leakage current: $V_{REFDQ} = V_{DDQ}/2$, or $V_{REFCA} = V_{DDCA}/2$; (All other pins not under test = 0V)	I_{VREF}	-1	1	μA	2

- Notes:
- Although DM is for input only, the DM leakage must match the DQ and DQS/DQS# output leakage specification.
 - The minimum limit requirement is for testing purposes. The leakage current on V_{REFCA} and V_{REFDQ} pins should be minimal.

2.67 Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
IT temperature range	T_{CASE}^1	-40	+85	$^{\circ}C$
AT temperature range		-40	+105	$^{\circ}C$
UT temperature range		-40	+125	$^{\circ}C$

- Notes:
- Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
 - Some applications require operation in the maximum case temperature range, between $85^{\circ}C$ and $105^{\circ}C$. For some LPDDR2 devices, derating may be necessary to operate in this range (see the MR4 Device Temperature (MA[7:0] = 04h) table).
 - Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor). When using the temperature sensor, the actual device case temperature may be higher than the T_{CASE} rating that applies for the operating temperature range. For example, T_{CASE} could be above $85^{\circ}C$ when the temperature sensor indicates a temperature of less than $85^{\circ}C$.
 - UT option use based on automotive usage model. Please contact Micron sales representative if you have questions.

AC and DC Logic Input Measurement Levels for Single-Ended Signals

2.68 Single-Ended AC and DC Input Levels for CA and CS# Inputs

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Unit	Notes
		Min	Max	Min	Max		
$V_{IHCA(AC)}$	AC input logic HIGH	$V_{REF} + 0.220$	Note 2	$V_{REF} + 0.300$	Note 2	V	1, 2
$V_{ILCA(AC)}$	AC input logic LOW	Note 2	$V_{REF} - 0.220$	Note 2	$V_{REF} - 0.300$	V	1, 2
$V_{IHCA(DC)}$	DC input logic HIGH	$V_{REF} + 0.130$	V_{DDCA}	$V_{REF} + 0.200$	V_{DDCA}	V	1
$V_{ILCA(DC)}$	DC input logic LOW	V_{SSCA}	$V_{REF} - 0.130$	V_{SSCA}	$V_{REF} - 0.200$	V	1
$V_{REFCA(DC)}$	Reference voltage for CA and CS# inputs	$0.49 \times V_{DDCA}$	$0.51 \times V_{DDCA}$	$0.49 \times V_{DDCA}$	$0.51 \times V_{DDCA}$	V	3, 4

Notes: 1. For CA and CS# input-only pins. $V_{REF} = V_{REFCA(DC)}$.

- See Overshoot and Undershoot Definition.
- The AC peak noise on V_{REFCA} could prevent V_{REFCA} from deviating more than $\pm 1\% V_{DDCA}$ from $V_{REFCA(DC)}$ (for reference, approximately $\pm 12mV$).
- For reference, approximately $V_{DDCA}/2 \pm 12mV$.

2.69 Single-Ended AC and DC Input Levels for CKE

Symbol	Parameter	Min	Max	Unit	Notes
V_{IHCKE}	CKE input HIGH level	$0.8 \times V_{DDCA}$	Note 1	V	1
V_{ILCKE}	CKE input LOW level	Note 1	$0.2 \times V_{DDCA}$	V	1

Note: 1. See Overshoot and Undershoot Definition.

2.70 Single-Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Unit	Notes
		Min	Max	Min	Max		
$V_{IHDQ(AC)}$	AC input logic HIGH	$V_{REF} + 0.220$	Note 2	$V_{REF} + 0.300$	Note 2	V	1, 2
$V_{ILDQ(AC)}$	AC input logic LOW	Note 2	$V_{REF} - 0.220$	Note 2	$V_{REF} - 0.300$	V	1, 2
$V_{IHDQ(DC)}$	DC input logic HIGH	$V_{REF} + 0.130$	V_{DDQ}	$V_{REF} + 0.200$	V_{DDQ}	V	1
$V_{ILDQ(DC)}$	DC input logic LOW	V_{SSQ}	$V_{REF} - 0.130$	V_{SSQ}	$V_{REF} - 0.200$	V	1
$V_{REFDQ(DC)}$	Reference voltage for DQ and DM inputs	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	3, 4


Notes: 1. For DQ input-only pins. $V_{REF} = V_{REFDQ(DC)}$.

- See Overshoot and Undershoot Definition.
- The AC peak noise on V_{REFDQ} could prevent V_{REFDQ} from deviating more than $\pm 1\% V_{DDQ}$ from $V_{REFDQ(DC)}$ (for reference, approximately $\pm 12mV$).
- For reference, approximately $V_{DDQ}/2 \pm 12mV$.

V_{REF} Tolerances

The DC tolerance limits and AC noise limits for the reference voltages V_{REFCA} and V_{REFDQ} are illustrated below. This figure shows a valid reference voltage V_{REF(t)} as a function of time. V_{DD} is used in place of V_{DDCA} for V_{REFCA}, and V_{DDQ} for V_{REFDQ}. V_{REF(DC)} is the linear average of V_{REF(t)} over a very long period of time (for example, 1 second) and is specified as a fraction of the linear average of V_{DDQ} or V_{DDCA}, also over a very long period of time (for example, 1 second). This average must meet the MIN/MAX requirements in Table 64 (page 100). Additionally, V_{REF(t)} can temporarily deviate from V_{REF(DC)} by no more than ±1% V_{DD}. V_{REF(t)} cannot track noise on V_{DDQ} or V_{DDCA} if doing so would force V_{REF} outside these specifications.

V_{REF} DC Tolerance and V_{REF} AC Noise Limits



The voltage levels for setup and hold time measurements V_{IH(AC)}, V_{IH(DC)}, V_{IL(AC)}, and V_{IL(DC)} are dependent on V_{REF}.

V_{REF} DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When V_{REF} is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:


- V_{REF} is maintained between 0.44 x V_{DDQ} (or V_{DDCA}) and 0.56 x V_{DDQ} (or V_{DDCA}), and
- the controller achieves the required single-ended AC and DC input levels from instantaneous V_{REF} (see Table 64 (page 100)).

System timing and voltage budgets must account for V_{REF} deviations outside this range.

The setup/hold specification and derating values must include time and voltage associated with V_{REF} AC noise. Timing and voltage effects due to AC noise on V_{REF} up to the specified limit (±1% V_{DD}) are included in LPDDR2 timings and their associated deratings.


Input Signal

LPDDR2-466 to LPDDR2-1066 Input Signal



- Notes:
1. Numbers reflect typical values.
 2. For CA[9:0], CK, CK#, and CS# V_{DD} stands for V_{DDCA} . For DQ, DM, DQS, and DQS#, V_{DD} stands for V_{DDQ} .
 3. For CA[9:0], CK, CK#, and CS# V_{SS} stands for V_{SSCA} . For DQ, DM, DQS, and DQS#, V_{SS} stands for V_{SSQ} .


LPDDR2-200 to LPDDR2-400 Input Signal



- Notes:
1. Numbers reflect typical values.
 2. For CA[9:0], CK, CK#, and CS# V_{DD} stands for V_{DDCA} . For DQ, DM, DQS, and DQS#, V_{DD} stands for V_{DDQ} .
 3. For CA[9:0], CK, CK#, and CS# V_{SS} stands for V_{SSCA} . For DQ, DM, DQS, and DQS#, V_{SS} stands for V_{SSQ} .

AC and DC Logic Input Measurement Levels for Differential Signals

Differential AC Swing Time and t_{DVAC}



2.71 Differential AC and DC Input Levels

For CK and CK#, $V_{REF} = V_{REFCA(DC)}$; For DQS and DQS# $V_{REF} = V_{REFDQ(DC)}$

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Unit	Notes
		Min	Max	Min	Max		
$V_{IH,diff(AC)}$	Differential input HIGH AC	$2 \times (V_{IH(AC)} - V_{REF})$	Note 1	$2 \times (V_{IH(AC)} - V_{REF})$	Note 1	V	2
$V_{IL,diff(AC)}$	Differential input LOW AC	Note 1	$2 \times (V_{REF} - V_{IL(AC)})$	Note 1	$2 \times (V_{REF} - V_{IL(AC)})$	V	2
$V_{IH,diff(DC)}$	Differential input HIGH	$2 \times (V_{IH(DC)} - V_{REF})$	Note 1	$2 \times (V_{IH(DC)} - V_{REF})$	Note 1	V	3
$V_{IL,diff(DC)}$	Differential input LOW	Note 1	$2 \times (V_{REF} - V_{IL(DC)})$	Note 1	$2 \times (V_{REF} - V_{IL(DC)})$	V	3

Notes: 1. These values are not defined, however the single-ended signals CK, CK#, DQS, and DQS# must be within the respective limits ($V_{IH(DC)max}$, $V_{IL(DC)min}$) for single-ended signals and must comply with the specified limitations for overshoot and undershoot (see Overshoot and Undershoot Definition).

2. For CK and CK#, use $V_{IH}/V_{IL(AC)}$ of CA and V_{REFCA} ; for DQS and DQS#, use $V_{IH}/V_{IL(AC)}$ of DQ and V_{REFDQ} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
3. Used to define a differential signal slew rate.

2.72 CK/CK# and DQS/DQS# Time Requirements Before Ringback (tDVAC)

Slew Rate (V/ns)	tDVAC (ps) at $V_{IH}/V_{ILdiff(AC)} = 440mV$	tDVAC (ps) at $V_{IH}/V_{ILdiff(AC)} = 600mV$
	Min	Min
> 4.0	175	75
4.0	170	57
3.0	167	50
2.0	163	38
1.8	162	34
1.6	161	29
1.4	159	22
1.2	155	13
1.0	150	0
< 1.0	150	0


Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK, CK#, DQS, and DQS#) must also comply with certain requirements for single-ended signals.

CK and CK# must meet $V_{SEH(AC)min}/V_{SEL(AC)max}$ in every half cycle. DQS, DQS# must meet $V_{SEH(AC)min}/V_{SEL(AC)max}$ in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed bin.

Single-Ended Requirements for Differential Signals



Note that while CA and DQ signal requirements are referenced to V_{REF} , the single-ended components of differential signals also have a requirement with respect to $V_{DDQ}/2$ for DQS, and $V_{DDCA}/2$ for CK.

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach $V_{SEL(AC)max}$ or $V_{SEH(AC)min}$ has no bearing on timing. This requirement does, however, add a restriction on the common mode characteristics of these signals (see "Single-Ended AC and DC Input Levels for CA and CS# Inputs" for CK/CK# single-ended requirements, and "Single-Ended AC and DC Input Levels for DQ and DM" for DQ and DQM single-ended requirements).

2.73 Single-Ended Levels for CK, CK#, DQS, DQS#

Symbol	Parameter	LPDDR2-1066 to LPDDR2-466		LPDDR2-400 to LPDDR2-200		Unit	Notes
		Min	Max	Min	Max		
$V_{SEH(AC)}$	Single-ended HIGH level for strobes	$(V_{DDQ}/2) + 0.220$	Note 1	$(V_{DDQ}/2) + 0.300$	Note 1	V	2, 3
	Single-ended HIGH level for CK, CK#	$(V_{DDCA}/2) + 0.220$	Note 1	$(V_{DDCA}/2) + 0.300$	Note 1	V	2, 3
$V_{SEL(AC)}$	Single-ended LOW level for strobes	Note 1	$(V_{DDQ}/2) - 0.220$	Note 1	$(V_{DDQ}/2) - 0.300$	V	2, 3
	Single-ended LOW level for CK, CK#	Note 1	$(V_{DDCA}/2) - 0.220$	Note 1	$(V_{DDCA}/2) - 0.300$	V	2, 3


Notes: 1. These values are not defined, however, the single-ended signals CK, CK#, DQS0, DQS#0, DQS1, DQS#1, DQS2, DQS#2, DQS3, DQS#3 must be within the respective limits $(V_{IH(DC)max}/V_{IL(DC)min})$ for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (See Overshoot and Undershoot Definition).

- For CK and CK#, use $V_{SEH}/V_{SEL(AC)}$ of CA; for strobes (DQS[3:0] and DQS#[3:0]), use $V_{IH}/V_{IL(AC)}$ of DQ.
- $V_{IH(AC)}$ and $V_{IL(AC)}$ for DQ are based on V_{REFDQ} ; $V_{SEH(AC)}$ and $V_{SEL(AC)}$ for CA are based on V_{REFCA} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.

Differential Input Crosspoint Voltage

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each crosspoint voltage of differential input signals (CK, CK#, DQS, and DQS#) must meet the specifications in Table 69 (page 106). The differential input crosspoint voltage (V_{IX}) is measured from the actual crosspoint of the true signal and its complement to the midlevel between V_{DD} and V_{SS} .

V_{IX} Definition



2.74 Crosspoint Voltage for Differential Input Signals (CK, CK#, DQS, DQS#)

Symbol	Parameter	LPDDR2-1066 to LPDDR2-200		Unit	Notes
		Min	Max		
$V_{IXCA(AC)}$	Differential input crosspoint voltage relative to $V_{DDCA}/2$ for CK and CK#	-120	120	mV	1, 2
$V_{IXDQ(AC)}$	Differential input crosspoint voltage relative to $V_{DDQ}/2$ for DQS and DQS#	-120	120	mV	1, 2

- Notes:
- The typical value of $V_{IX(AC)}$ is expected to be about $0.5 \times V_{DD}$ of the transmitting device, and it is expected to track variations in V_{DD} . $V_{IX(AC)}$ indicates the voltage at which differential input signals must cross.
 - For CK and CK#, $V_{REF} = V_{REFCA(DC)}$. For DQS and DQS#, $V_{REF} = V_{REFDQ(DC)}$.


Input Slew Rate

2.75 Differential Input Slew Rate Definition

Description	Measured ¹		Defined by
	From	To	
Differential input slew rate for rising edge (CK/CK# and DQS/DQS#)	$V_{IL,diff,max}$	$V_{IH,diff,min}$	$[V_{IH,diff,min} - V_{IL,diff,max}] / \Delta TR_{diff}$
Differential input slew rate for falling edge (CK/CK# and DQS/DQS#)	$V_{IH,diff,min}$	$V_{IL,diff,max}$	$[V_{IH,diff,min} - V_{IL,diff,max}] / \Delta TF_{diff}$

Note: 1. The differential signals (CK/CK# and DQS/DQS#) must be linear between these thresholds.

Differential Input Slew Rate Definition for CK, CK#, DQS, and DQS#



Output Characteristics and Operating Conditions

2.76 Single-Ended AC and DC Output Levels

Symbol	Parameter	Value	Unit	Notes
$V_{OH(AC)}$	AC output HIGH measurement level (for output slew rate)	$V_{REF} + 0.12$	V	
$V_{OL(AC)}$	AC output LOW measurement level (for output slew rate)	$V_{REF} - 0.12$	V	
$V_{OH(DC)}$	DC output HIGH measurement level (for I-V curve linearity)	$0.9 \times V_{DDQ}$	V	1
$V_{OL(DC)}$	DC output LOW measurement level (for I-V curve linearity)	$0.1 \times V_{DDQ}$	V	2
I_{OZ}	Output leakage current (DQ, DM, DQS, DQS#); DQ, DQS, DQS# are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$	MIN	-5	μA
		MAX	+5	μA
MMpupd	Delta output impedance between pull-up and pull-down for DQ/DM	MIN	-15	%
		MAX	+15	%

Notes: 1. $I_{OH} = -0.1mA$.
2. $I_{OL} = 0.1mA$.

2.77 Differential AC and DC Output Levels

Symbol	Parameter	Value	Unit
$V_{OHdiff(AC)}$	AC differential output HIGH measurement level (for output SR)	$+0.2 \times V_{DDQ}$	V
$V_{OLdiff(AC)}$	AC differential output LOW measurement level (for output SR)	$-0.2 \times V_{DDQ}$	V

Single-Ended Output Slew Rate


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals.

2.78 Single-Ended Output Slew Rate Definition

Description	Measured		Defined by
	From	To	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TR_{SE}$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TF_{SE}$

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Single-Ended Output Slew Rate Definition



2.79 Single-Ended Output Slew Rate

Notes 1–5 apply to all parameters conditions

Parameter	Symbol	Value		Unit
		Min	Max	
Single-ended output slew rate (output impedance = $40\Omega \pm 30\%$)	SRQ_{SE}	1.5	3.5	V/ns
Single-ended output slew rate (output impedance = $60\Omega \pm 30\%$)	SRQ_{SE}	1.0	2.5	V/ns

Single-Ended Output Slew Rate (Continued)

Notes 1–5 apply to all parameters conditions

Parameter	Symbol	Value		Unit
		Min	Max	
Output slew-rate-matching ratio (pull-up to pull-down)		0.7	1.4	–

Notes: 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.

2. Measured with output reference load.
3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
4. The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.

Differential Output Slew Rate


With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL,diff(AC)}$ and $V_{OH,diff(AC)}$ for differential signals.

2.80 Differential Output Slew Rate Definition

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	$V_{OL,diff(AC)}$	$V_{OH,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TR_{diff}$
Differential output slew rate for falling edge	$V_{OH,diff(AC)}$	$V_{OL,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}] / \Delta TF_{diff}$

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Differential Output Slew Rate Definition



2.81 Differential Output Slew Rate

Parameter	Symbol	Value		Unit
		Min	Max	
Differential output slew rate (output impedance = 40Ω ±30%)	SRQ _{diff}	3.0	7.0	V/ns
Differential output slew rate (output impedance = 60Ω ±30%)	SRQ _{diff}	2.0	5.0	V/ns

Notes: 1. Definitions: SR = slew rate; Q = output (similar to DQ = data-in, data-out); SE = single-ended signals.

2. Measured with output reference load.
3. The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one-half of DQ signals per data byte driving HIGH and one-half of DQ signals per data byte driving LOW.


2.82 AC Overshoot/Undershoot Specification

Applies for CA[9:0], CS#, CKE, CK, CK#, DQ, DQS, DQS#, DM

Parameter	1066	933	800	667	533	400	333	Unit
Maximum peak amplitude provided for overshoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum peak amplitude provided for undershoot area	0.35	0.35	0.35	0.35	0.35	0.35	0.35	V
Maximum area above V_{DD} ¹ Maxi-	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns
mum area below V_{SS} ²	0.15	0.17	0.20	0.24	0.30	0.40	0.48	V/ns

- Notes: 1. V_{DD} stands for V_{DDCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{DD} stands for V_{DDQ} for DQ, DM, DQS, and DQS#.
2. V_{SS} stands for V_{SSCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{SS} stands for V_{SSQ} for DQ, DM, DQS, and DQS#.

Overshoot and Undershoot Definition




- Notes:
1. V_{DD} stands for V_{DDCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{DD} stands for V_{DDQ} for DQ, DM, DQS, and DQS#.
 2. V_{SS} stands for V_{SSCA} for CA[9:0], CK, CK#, CS#, and CKE. V_{SS} stands for V_{SSQ} for DQ, DM, DQS, and DQS#.

HSUL_12 Driver Output Timing Reference Load

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.

HSUL_12 Driver Output Reference Load for Timing and Slew Rate



Note: 1. All output timing parameter values ('DQSCK, 'DQSQ, 'QHS, 'HZ, 'RPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

Output Driver Impedance

Output driver impedance is selected by a mode register during initialization. To achieve tighter tolerances, ZQ calibration is required. Output specifications refer to the default output drive unless specifically stated otherwise. The output driver impedance R_{ON} is defined by the value of the external reference resistor R_{ZQ} as follows:


$$R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{ABS(I_{OUT})}$$

When R_{ONPD} is turned off.

$$R_{ONPD} = \frac{V_{OUT}}{ABS(I_{OUT})}$$

When R_{ONPU} is turned off.

Output Driver



Output Driver Impedance Characteristics with ZQ Calibration

Output driver impedance is defined by the value of the external reference resistor R_{ZQ} . Typical R_{ZQ} is 240 ohms.

2.83 Output Driver DC Electrical Characteristics with ZQ Calibration

Notes 1–4 apply to all parameters and conditions

R_{ONnom}	Resistor	V_{OUT}	Min	Typ	Max	Unit	Notes
34.3Ω	R_{ON34PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/7$	
	R_{ON34PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/7$	
40.0Ω	R_{ON40PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/6$	
	R_{ON40PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/6$	
48.0Ω	R_{ON48PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/5$	
	R_{ON48PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/5$	
60.0Ω	R_{ON60PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/4$	
	R_{ON60PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/4$	
80.0Ω	R_{ON80PD}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/3$	
	R_{ON80PU}	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/3$	
120.0Ω	$R_{ON120PD}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/2$	
	$R_{ON120PU}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/2$	
Mismatch between pull-up and pull-down	MM_{PUPD}		-15.00		+15.00	%	5

Notes: 1. Applies across entire operating temperature range after calibration.

2. $R_{ZQ} = 240\Omega$.

3. The tolerance limits are specified after calibration, with fixed voltage and temperature.

For behavior of the tolerance limits if temperature or voltage changes after calibration, see Output Driver Temperature and Voltage Sensitivity.

4. Pull-down and pull-up output driver impedances should be calibrated at $0.5 \times V_{DDQ}$.

5. Measurement definition for mismatch between pull-up and pull-down, MM_{PUPD} :

Measure R_{ONPU} and R_{ONPD} , both at $0.5 \times V_{DDQ}$:

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100$$

For example, with $MM_{PUPD}(\text{MAX}) = 15\%$ and $R_{ONPD} = 0.85$, R_{ONPU} must be less than 1.0.

Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen.

2.84 Output Driver Sensitivity Definition

Resistor	V_{OUT}	Min	Max	Unit
R_{ONPD}	$0.5 \times V_{DDQ}$	$85 - (dR_{ONdT} \times \Delta T) - (dR_{ONdV} \times \Delta V)$	$115 + (dR_{ONdT} \times \Delta T) - (dR_{ONdV} \times \Delta V)$	%
R_{ONPU}				

Notes: 1. $\Delta T = T - T(\text{at calibration})$. $\Delta V = V - V(\text{at calibration})$.

2. dR_{ONdT} and dR_{ONdV} are not subject to production testing; they are verified by design and characterization.

2.85 Output Driver Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
R_{ONdT}	R_{ON} temperature sensitivity	0.00	0.75	$\%/^{\circ}\text{C}$
R_{ONdV}	R_{ON} voltage sensitivity	0.00	0.20	$\%/mV$

Output Impedance Characteristics Without ZQ Calibration

Output driver impedance is defined by design and characterization as the default setting.

2.86 Output Driver DC Electrical Characteristics Without ZQ Calibration

$R_{ON,nom}$	Resistor	V_{OUT}	Min	Typ	Max	Unit
34.3 Ω	R_{ON34PD}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/7$
	R_{ON34PU}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/7$
40.0 Ω	R_{ON40PD}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/6$
	R_{ON40PU}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/6$
48.0 Ω	R_{ON48PD}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/5$
	R_{ON48PU}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/5$
60.0 Ω	R_{ON60PD}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/4$
	R_{ON60PU}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/4$
80.0 Ω	R_{ON80PD}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/3$
	R_{ON80PU}	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/3$

Output Driver DC Electrical Characteristics Without ZQ Calibration (Continued)


$R_{ON_{nom}}$	Resistor	V_{OUT}	Min	Typ	Max	Unit
120.0 Ω	$R_{ON120PD}$	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/2$
	$R_{ON120PU}$	$0.5 \times V_{DDQ}$	0.70	1.00	1.30	$R_{ZQ}/2$

- Notes: 1. Applies across entire operating temperature range without calibration.
2. $R_{ZQ} = 240\Omega$.


2.87 I-V Curves

Voltage (V)	$R_{ON} = 240\Omega (R_{ZQ})$							
	Pull-Down				Pull-Up			
	Current (mA) / R_{ON} (ohms)				Current (mA) / R_{ON} (ohms)			
	Default Value after ZQRESET		With Calibration		Default Value after ZQRESET		With Calibration	
	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)	Min (mA)	Max (mA)
0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00	0.00
0.05	0.19	0.32	0.21	0.26	-0.19	-0.32	-0.21	-0.26
0.10	0.38	0.64	0.40	0.53	-0.38	-0.64	-0.40	-0.53
0.15	0.56	0.94	0.60	0.78	-0.56	-0.94	-0.60	-0.78
0.20	0.74	1.26	0.79	1.04	-0.74	-1.26	-0.79	-1.04
0.25	0.92	1.57	0.98	1.29	-0.92	-1.57	-0.98	-1.29
0.30	1.08	1.86	1.17	1.53	-1.08	-1.86	-1.17	-1.53
0.35	1.25	2.17	1.35	1.79	-1.25	-2.17	-1.35	-1.79
0.40	1.40	2.46	1.52	2.03	-1.40	-2.46	-1.52	-2.03
0.45	1.54	2.74	1.69	2.26	-1.54	-2.74	-1.69	-2.26
0.50	1.68	3.02	1.86	2.49	-1.68	-3.02	-1.86	-2.49
0.55	1.81	3.30	2.02	2.72	-1.81	-3.30	-2.02	-2.72
0.60	1.92	3.57	2.17	2.94	-1.92	-3.57	-2.17	-2.94
0.65	2.02	3.83	2.32	3.15	-2.02	-3.83	-2.32	-3.15
0.70	2.11	4.08	2.46	3.36	-2.11	-4.08	-2.46	-3.36
0.75	2.19	4.31	2.58	3.55	-2.19	-4.31	-2.58	-3.55
0.80	2.25	4.54	2.70	3.74	-2.25	-4.54	-2.70	-3.74
0.85	2.30	4.74	2.81	3.91	-2.30	-4.74	-2.81	-3.91
0.90	2.34	4.92	2.89	4.05	-2.34	-4.92	-2.89	-4.05
0.95	2.37	5.08	2.97	4.23	-2.37	-5.08	-2.97	-4.23
1.00	2.41	5.20	3.04	4.33	-2.41	-5.20	-3.04	-4.33
1.05	2.43	5.31	3.09	4.44	-2.43	-5.31	-3.09	-4.44
1.10	2.46	5.41	3.14	4.52	-2.46	-5.41	-3.14	-4.52
1.15	2.48	5.48	3.19	4.59	-2.48	-5.48	-3.19	-4.59
1.20	2.50	5.55	3.23	4.65	-2.50	-5.55	-3.23	-4.65

Output Impedance = 240 Ohms, I-V Curves After ZQRESET



Output Impedance = 240 Ohms, I-V Curves After Calibration



Clock Specification

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

2.88 Definitions and Calculations

Symbol	Description	Calculation	Notes
$t_{CK(avg)}$ and n_{CK}	<p>The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.</p> <p>Unit $t_{CK(avg)}$ represents the actual clock average $t_{CK(avg)}$ of the input clock under operation. Unit n_{CK} represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.</p> <p>$t_{CK(avg)}$ can change no more than $\pm 1\%$ within a 100-clock-cycle window, provided that all jitter and timing specifications are met.</p>	$t_{CK(avg)} = \left(\sum_{j=1}^N t_{CK_j} \right) / N$ <p>Where $N = 200$</p>	
$t_{CK(abs)}$	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		1
$t_{CH(avg)}$	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$t_{CH(avg)} = \left(\sum_{j=1}^N t_{CH_j} \right) / (N \times t_{CK(avg)})$ <p>Where $N = 200$</p>	
$t_{CL(avg)}$	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$t_{CL(avg)} = \left(\sum_{j=1}^N t_{CL_j} \right) / (N \times t_{CK(avg)})$ <p>Where $N = 200$</p>	
$t_{JIT(per)}$	The single-period jitter defined as the largest deviation of any signal t_{CK} from $t_{CK(avg)}$.	$t_{JIT(per)} = \min/\max \left\{ t_{CK_i} - t_{CK(avg)} \right\}$ <p>Where $i = 1$ to 200</p>	1
$t_{JIT(per),act}$	The actual clock jitter for a given system.		
$t_{JIT(per),allowed}$	The specified clock period jitter allowance.		
$t_{JIT(cc)}$	The absolute difference in clock periods between two consecutive clock cycles. $t_{JIT(cc)}$ defines the cycle-to-cycle jitter.	$t_{JIT(cc)} = \max \left\{ t_{CK_{i+1}} - t_{CK_i} \right\}$	1
$t_{ERR(nper)}$	The cumulative error across n multiple consecutive cycles from $t_{CK(avg)}$.	$t_{ERR(nper)} = \left(\sum_{j=i}^{i+n-1} t_{CK_j} \right) - (n \times t_{CK(avg)})$	1
$t_{ERR(nper),act}$	The actual cumulative error over n cycles for a given system.		
$t_{ERR(nper),allowed}$	The specified cumulative error allowance over n cycles.		
$t_{ERR(nper),min}$	The minimum $t_{ERR(nper)}$.	$t_{ERR(nper),min} = (1 + 0.68LN(n)) \times t_{JIT(per),min}$	2

Definitions and Calculations (Continued)

Symbol	Description	Calculation	Notes
$t_{ERR(nper),max}$	The maximum $t_{ERR(nper)}$.	$t_{ERR(nper),max} = (1 + 0.68LN(n)) \times t_{JIT(per),max}$	2
$t_{JIT(duty)}$	Defined with absolute and average specifications for t_{CH} and t_{CL} , respectively.	$t_{JIT(duty),min} =$ $\text{MIN}(t_{CH(ABS),min} - t_{CH(avg),min},$ $t_{CL(ABS),min} - t_{CL(avg),min}) \times t_{CK(avg)}$ $t_{JIT(duty),max} =$ $\text{MAX}(t_{CH(ABS),max} - t_{CH(avg),max},$ $t_{CL(ABS),max} - t_{CL(avg),max}) \times t_{CK(avg)}$	

- Notes: 1. Not subject to production testing.
2. Using these equations, $t_{ERR(nper)}$ tables can be generated for each $t_{JIT(per),act}$ value.

$t_{CK(ABS)}$, $t_{CH(ABS)}$, and $t_{CL(ABS)}$

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

2.89 $t_{CK(ABS)}$, $t_{CH(ABS)}$, and $t_{CL(ABS)}$ Definitions

Parameter	Symbol	Minimum	Unit
Absolute clock period	$t_{CK(ABS)}$	$t_{CK(avg),min} + t_{JIT(per),min}$	ps ¹
Absolute clock HIGH pulse width	$t_{CH(ABS)}$	$t_{CH(avg),min} + t_{JIT(duty),min}^2 / t_{CK(avg),min}$	$t_{CK(avg)}$
Absolute clock LOW pulse width	$t_{CL(ABS)}$	$t_{CL(avg),min} + t_{JIT(duty),min}^2 / t_{CK(avg),min}$	$t_{CK(avg)}$

- Notes: 1. $t_{CK(avg),min}$ is expressed in ps for this table.
2. $t_{JIT(duty),min}$ is a negative value.

Clock Period Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter ($t_{JIT(per)}$) in excess of the values found in the AC Timing section. Calculating cycle time derating and clock cycle derating are also described.

Clock Period Jitter Effects on Core Timing Parameters

Core timing parameters (t_{RCD} , t_{RP} , t_{RTP} , t_{WR} , t_{WRA} , t_{WTR} , t_{RC} , t_{RAS} , t_{RRD} , t_{FAW}) extend across multiple clock cycles. Clock period jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support $t_nPARAM = RU[tPARAM / t_{CK(avg)}]$. During device operation where clock jitter is outside specification limits, the number of clocks or $t_{CK(avg)}$, may need to be increased based on the values for each core timing parameter.

Cycle Time Derating for Core Timing Parameters

For a given number of clocks (t_{nPARAM}), when $t_{CK(avg)}$ and $t_{ERR}(t_{nPARAM}),act$ exceed $t_{ERR}(t_{nPARAM}),allowed$, cycle time derating may be required for core timing parameters.

$$\text{CycleTimeDerating} = \max\left\{\left\{\frac{t_{PARAM} + t_{ERR}(t_{nPARAM}),act - t_{ERR}(t_{nPARAM}),allowed}{t_{nPARAM}} - t_{CK(avg)}\right\}, 0\right\}$$

Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

Clock Cycle Derating for Core Timing Parameters

For each core timing parameter and a given number of clocks (t_{nPARAM}), clock cycle derating should be specified with $t_{JIT}(per)$.

For a given number of clocks (t_{nPARAM}), when $t_{CK(avg)}$ plus $t_{ERR}(t_{nPARAM}),act$ exceed the supported cumulative $t_{ERR}(t_{nPARAM}),allowed$, derating is required. If the equation below results in a positive value for a core timing parameter (t_{CORE}), the required clock cycle derating will be that positive value (in clocks).

$$\text{ClockCycleDerating} = RU \left\{ \frac{t_{PARAM} + t_{ERR}(t_{nPARAM}),act - t_{ERR}(t_{nPARAM}),allowed}{t_{CK(avg)}} \right\} - t_{nPARAM}$$

Cycle-time derating analysis should be conducted for each core timing parameter.

Clock Jitter Effects on Command/Address Timing Parameters

Command/address timing parameters (t_{IS} , t_{IH} , t_{ISCKE} , t_{IHCKE} , t_{ISb} , t_{IHb} , t_{ISCKEb} , t_{IHCKEb}) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK/CK#) crossing. The specification values are not affected by the $t_{JIT}(per)$ applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

Clock Jitter Effects on READ Timing Parameters

t_{RPRE}

When the device is operated with input clock jitter, t_{RPRE} must be derated by the $t_{JIT}(per),act,max$ of the input clock that exceeds $t_{JIT}(per),allowed,max$. Output deratings are relative to the input clock:

$$t_{RPRE}(min,derated) = 0.9 - \left(\frac{t_{JIT}(per),act,max - t_{JIT}(per),allowed,max}{t_{CK(avg)}} \right)$$

For example, if the measured jitter into a LPDDR2-800 device has $t_{CK(avg)} = 2500ps$, $t_{JIT}(per),act,min} = -172ps$, and $t_{JIT}(per),act,max} = +193ps$, then $t_{RPRE},min,derated} = 0.9 - (t_{JIT}(per),act,max} - t_{JIT}(per),allowed,max})/t_{CK(avg)} = 0.9 - (193 - 100)/2500 = 0.8628 t_{CK(avg)}$.

$t_{LZ(DQ)}$, $t_{HZ(DQ)}$, t_{DQSCK} , $t_{LZ(DQS)}$, $t_{HZ(DQS)}$

These parameters are measured from a specific clock edge to a data signal transition (DM_n or DQ_m , where: $n = 0, 1, 2,$ or 3 ; and $m = DQ[31:0]$), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by $t_{JIT(per)}$.

t_{QSH} , t_{QSL}

These parameters are affected by duty cycle jitter, represented by $t_{CH(abs)min}$ and $t_{CL(abs)min}$. These parameters determine the absolute data valid window at the device pin. The absolute minimum data valid window at the device pin = $\min [(t_{QSH(abs)min} \times t_{CK(avg)min} - t_{DQSQmax} - t_{QHSmax}), (t_{QSL(abs)min} \times t_{CK(avg)min} - t_{DQSQmax} - t_{QHSmax})]$. This minimum data valid window must be met at the target frequency regardless of clock jitter.

t_{RPST}

t_{RPST} is affected by duty cycle jitter, represented by $t_{CL(abs)}$. Therefore, $t_{RPST(abs)min}$ can be specified by $t_{CL(abs)min}$. $t_{RPST(abs)min} = t_{CL(abs)min} - 0.05 = t_{QSL(abs)min}$.

Clock Jitter Effects on WRITE Timing Parameters

t_{DS} , t_{DH}

These parameters are measured from a data signal (DM_n or DQ_m , where $n = 0, 1, 2, 3$; and $m = DQ[31:0]$) transition edge to its respective data strobe signal (DQS_n , $DQS_n\#$: $n = 0, 1, 2, 3$) crossing. The specification values are not affected by the amount of $t_{JIT(per)}$ applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

t_{DSS} , t_{DSH}

These parameters are measured from a data strobe signal crossing (DQS_x , $DQS_x\#$) to its clock signal crossing ($CK/CK\#$). The specification values are not affected by the amount of $t_{JIT(per)}$ applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

t_{DQSS}

t_{DQSS} is measured from the clock signal crossing ($CK/CK\#$) to the first latching data strobe signal crossing (DQS_x , $DQS_x\#$). When the device is operated with input clock jitter, this parameter must be derated by the actual $t_{JIT(per),act}$ of the input clock in excess of $t_{JIT(per),allowed}$.

$$t_{DQSS(min,derated)} = 0.75 - \left(\frac{t_{JIT(per),act,min} - t_{JIT(per),allowed,min}}{t_{CK(avg)}} \right)$$

$$t_{DQSS(max,derated)} = 1.25 - \left(\frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK(avg)}} \right)$$

For example, if the measured jitter into an LPDDR2-800 device has $t_{CK(avg)} = 2500ps$, $t_{JIT(per),act,min} = -172ps$, and $t_{JIT(per),act,max} = +193ps$, then:

$$t_{DQSS,(min,derated)} = 0.75 - (t_{JIT(per),act,min} - t_{JIT(per),allowed,min})/t_{CK(avg)} = 0.75 - (-172 + 100)/2500 = 0.7788 t_{CK(avg)}, \text{ and}$$

$$t_{DQSS,(max,derated)} = 1.25 - (t_{JIT(per),act,max} - t_{JIT(per),allowed,max})/t_{CK(avg)} =$$

$$1.25 - (193 - 100)/2500 = 1.2128^{\circ}\text{CK}(\text{avg}).$$

Refresh Requirements

2.90 Refresh Requirement Parameters (Per Density)

Parameter	Symbol	64Mb	128Mb	256Mb	512Mb	1Gb	2Gb	4Gb	8Gb	Unit	
Number of banks		4	4	4	4	8	8	8	8		
Refresh window: $T_{\text{CASE}} \leq 85^{\circ}$	'REFW	32	32	32	32	32	32	32	32	ms	
Refresh window: $85^{\circ}\text{C} < T_{\text{CASE}} \leq 105^{\circ}\text{C}$	'REFW	8	8	8	8	8	8	8	8	ms	
Refresh window: $105^{\circ}\text{C} < T_{\text{CASE}} \leq 125^{\circ}\text{C}$	'REFW	8	8	8	8	8	8	8	8	ms	
Required number of REFRESH commands (MIN)	R	2048	2048	4096	4096	4096	8192	8192	8192		
Average time between REFRESH commands (for reference only) $T_{\text{CASE}} \leq 85^{\circ}\text{C}$	REFab	'REFI	15.6	15.6	7.8	7.8	7.8	3.9	3.9	3.9	μs
	REFpb	'REFIpb	(REFpb not supported below 1Gb)				0.975	0.4875	0.4875	0.4875	μs
Average time between REFRESH commands (for reference only) $85^{\circ}\text{C} < T_{\text{CASE}} \leq 105^{\circ}\text{C}$	REFab	'REFI	3.9	3.9	1.95	1.95	1.95	0.977	0.977	0.977	μs
	REFpb	'REFIpb	(REFpb not supported below 1Gb)				0.244	0.122	0.122	0.122	μs
Average time between REFRESH commands (for reference only) $105^{\circ}\text{C} < T_{\text{CASE}} \leq 125^{\circ}\text{C}$	REFab	'REFI	3.9	3.9	1.95	1.95	1.95	0.977	0.977	0.977	μs
	REFpb	'REFIpb	(REFpb not supported below 1Gb)				0.244	0.122	0.122	0.122	μs
Refresh cycle time	'RFCab	90	90	90	90	130	130	130	210	ns	
Per-bank REFRESH cycle time	'RFCpb	na					60	60	60	90	ns
Burst REFRESH window = $4 \times 8 \times$ 'RFCab	'REFBW	2.88	2.88	2.88	2.88	4.16	4.16	4.16	6.72	μs	

AC Timing

2.91 AC Timing

Notes 1–2 apply to all parameters and conditions. AC timing parameters must satisfy the ^tCK minimum conditions (in multiples of ^tCK) as well as the timing specifications when values for both are indicated.

Parameter	Symbol	Min/ Max	^t CK Min	Data Rate							Unit	Notes
				1066	933	800	667	533	400	333		
Maximum frequency		–	–	533	466	400	333	266	200	166	MHz	
Clock Timing												
Average clock period	^t CK(avg)	MIN	–	1.875	2.15	2.5	3	3.75	5	6	ns	
		MAX	–	100	100	100	100	100	100	100		
Average HIGH pulse width	^t CH(avg)	MIN	–	0.45	0.45	0.45	0.45	0.45	0.45	0.45	^t CK (avg)	
		MAX	–	0.55	0.55	0.55	0.55	0.55	0.55	0.55		
Average LOW pulse width	^t CL(avg)	MIN	–	0.45	0.45	0.45	0.45	0.45	0.45	0.45	^t CK (avg)	
		MAX	–	0.55	0.55	0.55	0.55	0.55	0.55	0.55		
Absolute clock period	^t CK(abs)	MIN	–	^t CK(avg)min ± ^t JIT(per)min							ps	
Absolute clock HIGH pulse width	^t CH(abs)	MIN	–	0.43	0.43	0.43	0.43	0.43	0.43	0.43	^t CK (avg)	
		MAX	–	0.57	0.57	0.57	0.57	0.57	0.57	0.57		
Absolute clock LOW pulse width	^t CL(abs)	MIN	–	0.43	0.43	0.43	0.43	0.43	0.43	0.43	^t CK (avg)	
		MAX	–	0.57	0.57	0.57	0.57	0.57	0.57	0.57		
Clock period jitter (with supported jitter)	^t JIT(per), allowed	MIN	–	–90	–95	–100	–110	–120	–140	–150	ps	
		MAX	–	90	95	100	110	120	140	150		
Maximum clock jitter between two consecutive clock cycles (with supported jitter)	^t JIT(cc), al- lowed	MAX	–	180	190	200	220	240	280	300	ps	
Duty cycle jitter (with supported jitter)	^t JIT(duty), allowed	MIN	–	MIN ((^t CH(abs),min - ^t CH(avg),min), (^t CL(abs),min - ^t CL(avg),min)) × ^t CK(avg)							ps	
		MAX	–	MAX ((^t CH(abs),max - ^t CH(avg),max), (^t CL(abs),max - ^t CL(avg),max)) × ^t CK(avg)								
Cumulative errors across 2 cycles	^t ERR(2per), allowed	MIN	–	–132	–140	–147	–162	–177	–206	–221	ps	
		MAX	–	132	140	147	162	177	206	221		
Cumulative errors across 3 cycles	^t ERR(3per), allowed	MIN	–	–157	–166	–175	–192	–210	–245	–262	ps	
		MAX	–	157	166	175	192	210	245	262		
Cumulative errors across 4 cycles	^t ERR(4per), allowed	MIN	–	–175	–185	–194	–214	–233	–272	–291	ps	
		MAX	–	175	185	194	214	233	272	291		
Cumulative errors across 5 cycles	^t ERR(5per), allowed	MIN	–	–188	–199	–209	–230	–251	–293	–314	ps	
		MAX	–	188	199	209	230	251	293	314		
Cumulative errors across 6 cycles	^t ERR(6per), allowed	MIN	–	–200	–211	–222	–244	–266	–311	–333	ps	
		MAX	–	200	211	222	244	266	311	333		
Cumulative errors across 7 cycles	^t ERR(7per), allowed	MIN	–	–209	–221	–232	–256	–279	–325	–348	ps	
		MAX	–	209	221	232	256	279	325	348		

AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions. AC timing parameters must satisfy the t_{CK} minimum conditions (in multiples of t_{CK}) as well as the timing specifications when values for both are indicated.

Parameter	Symbol	Min/ Max	t_{CK} Min	Data Rate							Unit	Notes
				1066	933	800	667	533	400	333		
Cumulative errors across 8 cycles	$t_{ERR(8per)}$, allowed	MIN	–	–217	–229	–241	–266	–290	–338	–362	ps	
		MAX	–	217	229	241	266	290	338	362		
Cumulative errors across 9 cycles	$t_{ERR(9per)}$, allowed	MIN	–	–224	–237	–249	–274	–299	–349	–374	ps	
		MAX	–	224	237	249	274	299	349	374		
Cumulative errors across 10 cycles	$t_{ERR(10per)}$, allowed	MIN	–	–231	–244	–257	–282	–308	–359	–385	ps	
		MAX	–	231	244	257	282	308	359	385		
Cumulative errors across 11 cycles	$t_{ERR(11per)}$, allowed	MIN	–	–237	–250	–263	–289	–316	–368	–395	ps	
		MAX	–	237	250	263	289	316	368	395		
Cumulative errors across 12 cycles	$t_{ERR(12per)}$, allowed	MIN	–	–242	–256	–269	–296	–323	–377	–403	ps	
		MAX	–	242	256	269	296	323	377	403		
Cumulative errors across $n = 13, 14, 15 \dots, 49, 50$ cycles	$t_{ERR(nper)}$, allowed	MIN	$t_{ERR(nper),allowed,min} = (1 + 0.68\ln(n)) \times t_{JIT(per),allowed,min}$							ps		
		MAX	$t_{ERR(nper),allowed,max} = (1 + 0.68\ln(n)) \times t_{JIT(per),allowed,max}$									
ZQ Calibration Parameters												
Initialization calibration time	t_{ZQINIT}	MIN	–	1	1	1	1	1	1	1	μs	
Long calibration time	t_{ZQCL}	MIN	6	360	360	360	360	360	360	360	ns	
Short calibration time	t_{ZQCS}	MIN	6	90	90	90	90	90	90	90	ns	
Calibration RESET time	$t_{ZQRESET}$	MIN	3	50	50	50	50	50	50	50	ns	
READ Parameters³												
DQS output access time from CK/CK#	t_{DQSCK}	MIN	–	2500	2500	2500	2500	2500	2500	2500	ps	
		MAX	–	5500	5500	5500	5500	5500	5500	5500		
DQSCK delta short	$t_{DQSCKDS}$	MAX	–	330	380	450	540	670	900	1080	ps	4
DQSCK delta medium	$t_{DQSCKDM}$	MAX	–	680	780	900	1050	1350	1800	1900	ps	5
DQSCK delta long	$t_{DQSCKDL}$	MAX	–	920	1050	1200	1400	1800	2400	–	ps	6
DQS-DQ skew	t_{DQSQ}	MAX	–	200	220	240	280	340	400	500	ps	
Data-hold skew factor	t_{QHS}	MAX	–	230	260	280	340	400	480	600	ps	
DQS output HIGH pulse width	t_{QSH}	MIN	–	$t_{CH(abs)} - 0.05$							t_{CK} (avg)	
DQS output LOW pulse width	t_{QSL}	MIN	–	$t_{CL(abs)} - 0.05$							t_{CK} (avg)	
Data half period	t_{QHP}	MIN	–	MIN (t_{QSH}, t_{QSL})							t_{CK} (avg)	
DQ/DQS output hold time from DQS	t_{QH}	MIN	–	$t_{QHP} - t_{QHS}$							ps	

AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions. AC timing parameters must satisfy the t_{CK} minimum conditions (in multiples of t_{CK}) as well as the timing specifications when values for both are indicated.

Parameter	Symbol	Min/ Max	t_{CK} Min	Data Rate							Unit	Notes
				1066	933	800	667	533	400	333		
READ preamble	t_{RPRE}	MIN	–	0.9	0.9	0.9	0.9	0.9	0.9	0.9	t_{CK} (avg)	7
READ postamble	t_{RPST}	MIN	–	$t_{CL(abs)} - 0.05$							t_{CK} (avg)	8
DQS Low-Z from clock	$t_{LZ(DQS)}$	MIN	–	$t_{DQSCK(MIN)} - 300$							ps	
DQ Low-Z from clock	$t_{LZ(DQ)}$	MIN	–	$t_{DQSCK(MIN)} - (1.4 \times t_{QHS(MAX)})$							ps	
DQS High-Z from clock	$t_{HZ(DQS)}$	MAX	–	$t_{DQSCK(MAX)} - 100$							ps	
DQ High-Z from clock	$t_{HZ(DQ)}$	MAX	–	$t_{DQSCK(MAX)} + (1.4 \times t_{DQSQ(MAX)})$							ps	
WRITE Parameters³												
DQ and DM input hold time (V_{REF} based)	t_{DH}	MIN	–	210	235	270	350	430	480	600	ps	
DQ and DM input setup time (V_{REF} based)	t_{DS}	MIN	–	210	235	270	350	430	480	600	ps	
DQ and DM input pulse width	t_{DIPW}	MIN	–	0.35	0.35	0.35	0.35	0.35	0.35	0.35	t_{CK} (avg)	
Write command to first DQS latching transition	t_{DQSS}	MIN	–	0.75	0.75	0.75	0.75	0.75	0.75	0.75	t_{CK} (avg)	
		MAX	–	1.25	1.25	1.25	1.25	1.25	1.25	1.25	t_{CK} (avg)	
DQS input high-level width	t_{DQSH}	MIN	–	0.4	0.4	0.4	0.4	0.4	0.4	0.4	t_{CK} (avg)	
DQS input low-level width	t_{DQSL}	MIN	–	0.4	0.4	0.4	0.4	0.4	0.4	0.4	t_{CK} (avg)	
DQS falling edge to CK setup time	t_{DSS}	MIN	–	0.2	0.2	0.2	0.2	0.2	0.2	0.2	t_{CK} (avg)	
DQS falling edge hold time from CK	t_{DSH}	MIN	–	0.2	0.2	0.2	0.2	0.2	0.2	0.2	t_{CK} (avg)	
Write postamble	t_{WPST}	MIN	–	0.4	0.4	0.4	0.4	0.4	0.4	0.4	t_{CK} (avg)	
Write preamble	t_{WPRE}	MIN	–	0.35	0.35	0.35	0.35	0.35	0.35	0.35	t_{CK} (avg)	
CKE Input Parameters												
CKE minimum pulse width (HIGH and LOW pulse width)	t_{CKE}	MIN	3	3	3	3	3	3	3	3	t_{CK} (avg)	
CKE input setup time	t_{ISCKE}	MIN	–	0.25	0.25	0.25	0.25	0.25	0.25	0.25	t_{CK} (avg)	9
CKE input hold time	t_{IHCKE}	MIN	–	0.25	0.25	0.25	0.25	0.25	0.25	0.25	t_{CK} (avg)	10

AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions. AC timing parameters must satisfy the t_{CK} minimum conditions (in multiples of t_{CK}) as well as the timing specifications when values for both are indicated.

Parameter	Symbol	Min/ Max	t_{CK} Min	Data Rate							Unit	Notes
				1066	933	800	667	533	400	333		
Command Address Input Parameters³												
Address and control input setup time	t_{IS}	MIN	–	220	250	290	370	460	600	740	ps	11
Address and control input hold time	t_{IH}	MIN	–	220	250	290	370	460	600	740	ps	11
Address and control input pulse width	t_{IPW}	MIN	–	0.40	0.40	0.40	0.40	0.40	0.40	0.40	t_{CK} (avg)	
Boot Parameters (10 MHz–55 MHz)^{12, 13, 14}												
Clock cycle time	t_{CKb}	MAX	–	100	100	100	100	100	100	100	ns	
		MIN	–	18	18	18	18	18	18	18		
CKE input setup time	t_{ISCKEb}	MIN	–	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
CKE input hold time	t_{IHCKEb}	MIN	–	2.5	2.5	2.5	2.5	2.5	2.5	2.5	ns	
Address and control input setup time	t_{ISb}	MIN	–	1150	1150	1150	1150	1150	1150	1150	ps	
Address and control input hold time	t_{IHb}	MIN	–	1150	1150	1150	1150	1150	1150	1150	ps	
DQS output data access time from CK/CK#	t_{DQSCKb}	MIN	–	2.0	2.0	2.0	2.0	2.0	2.0	2.0	ns	
		MAX	–	10.0	10.0	10.0	10.0	10.0	10.0	10.0		
Data strobe edge to output data edge	t_{DQSQb}	MAX	–	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Data hold skew factor	t_{QHSb}	MAX	–	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
Mode Register Parameters												
MODE REGISTER WRITE command period	t_{MRW}	MIN	5	5	5	5	5	5	5	5	t_{CK} (avg)	
MODE REGISTER READ command period	t_{MRR}	MIN	2	2	2	2	2	2	2	2	t_{CK} (avg)	
Core Parameters¹⁵												
READ latency	RL	MIN	3	8	7	6	5	4	3	3	t_{CK} (avg)	
WRITE latency	WL	MIN	1	4	4	3	2	2	1	1	t_{CK} (avg)	
ACTIVATE-to-ACTIVATE command period	t_{RC}	MIN	–	$t_{RAS} + t_{RPab}$ (with all-bank precharge), $t_{RAS} + t_{RPpb}$ (with per-bank precharge)							ns	17
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	t_{CKESR}	MIN	3	15	15	15	15	15	15	15	ns	
SELF REFRESH exit to next valid command delay	t_{XSR}	MIN	2	$t_{RFCab} + 10$							ns	

AC Timing (Continued)

Notes 1–2 apply to all parameters and conditions. AC timing parameters must satisfy the t_{CK} minimum conditions (in multiples of t_{CK}) as well as the timing specifications when values for both are indicated.

Parameter	Symbol	Min/ Max	t_{CK} Min	Data Rate							Unit	Notes
				1066	933	800	667	533	400	333		
Exit power-down to next valid command delay	t_{XP}	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
CAS-to-CAS delay	t_{CCD}	MIN	2	2	2	2	2	2	2	2	t_{CK} (avg)	
Internal READ to PRECHARGE command delay	t_{RTP}	MIN	2	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns	
RAS-to-CAS delay	t_{RCD}	MIN	3	18	18	18	18	18	18	18	ns	
Row precharge time (single bank)	t_{RPpb}	MIN	3	18	18	18	18	18	18	18	ns	
Row precharge time (all banks)	t_{RPab} 4-bank	MIN	3	18	18	18	18	18	18	18	ns	
Row precharge time (all banks)	t_{RPab} 8-bank	MIN	3	21	21	21	21	21	21	21	ns	
Row active time	t_{RAS}	MIN	3	42	42	42	42	42	42	42	ns	17
		MAX	–	70	70	70	70	70	70	70	μ s	
WRITE recovery time	t_{WR}	MIN	3	15	15	15	15	15	15	15	ns	
Internal WRITE-to-READ command delay	t_{WTR}	MIN	2	7.5	7.5	7.5	7.5	7.5	10	10	ns	
Active bank <i>a</i> to active bank <i>b</i>	t_{RRD}	MIN	2	10	10	10	10	10	10	10	ns	
Four-bank activate window	t_{FAW}	MIN	8	50	50	50	50	50	50	60	ns	
Minimum deep power-down time	t_{DPD}	MIN	–	500	500	500	500	500	500	500	μ s	
Temperature Derating¹⁶												
t_{DQACK} derating	t_{DQACK} (derated)	MAX	–	5620	6000	6000	6000	6000	6000	6000	ps	
Core timing temperature derating	t_{RCD} (derated)	MIN	–	$t_{RCD} + 1.875$							ns	
	t_{RC} (derated)	MIN	–	$t_{RC} + 1.875$							ns	
	t_{RAS} (derated)	MIN	–	$t_{RAS} + 1.875$							ns	
	t_{RP} (derated)	MIN	–	$t_{RP} + 1.875$							ns	
	t_{RRD} (derated)	MIN	–	$t_{RRD} + 1.875$							ns	

Notes: 1. Frequency values are for reference only. Clock cycle time (t_{CK}) is used to determine device capabilities.


2. All AC timings assume an input slew rate of 1 V/ns.

3. READ, WRITE, and input setup and hold values are referenced to V_{REF} .

4. t_{DQCKDS} is the absolute value of the difference between any two t_{DQCK} measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. t_{DQCKDS} is not tested and is guaranteed by design. Temperature drift in the system is $<10^{\circ}\text{C/s}$. Values do not include clock jitter.
5. t_{DQCKDM} is the absolute value of the difference between any two t_{DQCK} measurements (in a byte lane) within a 1.6 μs rolling window. t_{DQCKDM} is not tested and is guaranteed by design. Temperature drift in the system is $<10^{\circ}\text{C/s}$. Values do not include clock jitter.
6. t_{DQCKDL} is the absolute value of the difference between any two t_{DQCK} measurements (in a byte lane) within a 32ms rolling window. t_{DQCKDL} is not tested and is guaranteed by design. Temperature drift in the system is $<10^{\circ}\text{C/s}$. Values do not include clock jitter.

For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). t_{HZ} and t_{LZ} transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for t_{RPST} , $t_{HZ}(\text{DQS})$ and $t_{HZ}(\text{DQ})$), or begins driving (for t_{RPRE} , $t_{LZ}(\text{DQS})$, $t_{LZ}(\text{DQ})$). The figure below shows a method to calculate the point when the device is no longer driving $t_{HZ}(\text{DQS})$ and $t_{HZ}(\text{DQ})$ or begins driving $t_{LZ}(\text{DQS})$ and $t_{LZ}(\text{DQ})$ by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters $t_{LZ}(\text{DQS})$, $t_{LZ}(\text{DQ})$, $t_{HZ}(\text{DQS})$, and $t_{HZ}(\text{DQ})$ are defined as single-ended. The timing parameters t_{RPRE} and t_{RPST} are determined from the differential signal $\text{DQS}/\text{DQS}\#$.


Output Transition Timing



7. Measured from the point when $\text{DQS}/\text{DQS}\#$ begins driving the signal, to the point when $\text{DQS}/\text{DQS}\#$ begins driving the first rising strobe edge.
8. Measured from the last falling strobe edge of $\text{DQS}/\text{DQS}\#$ to the point when $\text{DQS}/\text{DQS}\#$ finishes driving the signal.
9. t_{CKE} input setup time is measured from CKE reaching a HIGH/LOW voltage level to $\text{CK}/\text{CK}\#$ crossing.
10. t_{CKE} input hold time is measured from $\text{CK}/\text{CK}\#$ crossing to CKE reaching a HIGH/LOW voltage level.
11. Input setup/hold time for signal ($\text{CA}[9:0]$, $\text{CS}\#$).
12. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. The letter b is appended to the boot parameter symbols (for example, t_{CK} during boot is t_{CKb}).
13. Mobile LPDDR2 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.

14. The output skew parameters are measured with default output impedance settings using the reference load.
15. The minimum t_{CK} column applies only when t_{CK} is greater than 6ns.
16. Timing derating applies for operation at 85°C to 105°C when the requirement to derate is indicated by mode register 4 op-code (see the MR4 Device Temperature (MA[7:0] = 04h) table).
17. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime and/or reduction in data retention ability.

Command Input Setup and Hold Timing



- Notes:
1. The setup and hold timing shown applies to all commands.
 2. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see Power-Down.

CA and CS# Setup, Hold, and Derating

For all input signals (CA and CS#), the total required setup time (t^IS) and hold time (t^IH) is calculated by adding the data sheet t^IS (base) and t^IH (base) values to the Δt^IS and Δt^IH derating values, respectively. Example: t^IS (total setup time) = t^IS (base) + Δt^IS . (See the series of tables following this section.)

The typical setup slew rate (t^IS) for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. The typical setup slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$. If the actual signal is consistently earlier than the typical slew rate line between the shaded $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value (see the Typical Slew Rate and $t^VAC - t^IS$ for CA and CS# Relative to Clock figure). If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see the Tangent Line $-t^IS$ for CA and CS# Relative to Clock figure).

The hold (t^IH) typical slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. The hold (t^IH) typical slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$

and the first crossing of $V_{REF(DC)}$. If the actual signal is consistently later than the typical slew rate line between the shaded DC-to- $V_{REF(DC)}$ region, use the typical slew rate for the derating value (see the Typical Slew Rate – t_{IH} for CA and CS# Relative to Clock figure). If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to $V_{REF(DC)}$ level is used for the derating value (see the Tangent Line – t_{IH} for CA and CS# Relative to Clock figure).

For a valid transition, the input signal must remain above or below $V_{IH}/V_{IL(AC)}$ for a specified time, t_{VAC} (see the Required Time for Valid Transition – $t_{VAC} > V_{IH(AC)}$ and $< V_{IL(AC)}$ table).

For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached $V_{IH}/V_{IL(AC)}$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{IH}/V_{IL(AC)}$.

For slew rates between the values listed in the AC220 table, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

2.92 CA and CS# Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Parameter	Data Rate						Reference
	1066	933	800	667	533	466	
t_{IS} (base)	0	30	70	150	240	300	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220mV$
t_{IH} (base)	90	120	160	240	330	390	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130mV$

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate.

2.93 CA and CS# Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

Parameter	Data Rate				Reference
	400	333	255	200	
t_{IS} (base)	300	440	600	850	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 300mV$
t_{IH} (base)	400	540	700	950	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 200mV$

Note: 1. AC/DC referenced for 1 V/ns CA and CS# slew rate, and 2 V/ns differential CK/CK# slew rate.

2.94 Derating Values for AC/DC-Based tIS/tIH (AC220)

ΔtIS, ΔtIH derating in ps

		CK, CK# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CA, CS# slew rate V/ns	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note: 1. Shaded cells are not supported.

2.95 Derating Values for AC/DC-Based tIS/tIH (AC300)

ΔtIS, ΔtIH derating in ps

		CK, CK# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CA, CS# slew rate V/ns	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	0.8					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4													-35	-40	-11	-8

Note: 1. Shaded cells are not supported.

2.96 Required Time for Valid Transition – tVAC > VIH(AC) and < VIL(AC)


Slew Rate (V/ns)	tVAC at 300mV (ps)		tVAC at 220mV (ps)	
	Min	Max	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-

1.0	38	-	163	-
-----	----	---	-----	---


Required Time for Valid Transition – $t_{VAC} > V_{IH(AC)}$ and $< V_{IL(AC)}$ (Continued)

Slew Rate (V/ns)	t_{VAC} at 300mV (ps)		t_{VAC} at 220mV (ps)	
	Min	Max	Min	Max
0.9	34	–	162	–
0.8	29	–	161	–
0.7	22	–	159	–
0.6	13	–	155	–
0.5	0	–	150	–
<0.5	0	–	150	–


Typical Slew Rate and t_{VAC} – t_{IS} for CA and CS# Relative to Clock




Typical Slew Rate – t_{IH} for CA and CS# Relative to Clock



Tangent Line – t_{IS} for CA and CS# Relative to Clock



Tangent Line – t_{IH} for CA and CS# Relative to Clock



$$\text{Hold slew rate falling signal} = \frac{\text{tangent line } [V_{IH(DC)min} - V_{REF(DC)}]}{\Delta TF}$$

$$\text{Hold slew rate rising signal} = \frac{\text{tangent line } [V_{REF(DC)} - V_{IL(DC)max}]}{\Delta TR}$$

Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (t_{DS}) and hold time (t_{DH}) by adding the data sheet $t_{DS}(\text{base})$ and $t_{DH}(\text{base})$ values (see the following table) to the Δt_{DS} and Δt_{DH} derating values, respectively (see the following derating tables). Example: $t_{DS} = t_{DS}(\text{base}) + \Delta t_{DS}$.

The typical t_{DS} slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. The typical t_{DS} slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IL(AC)max}$ (see the Typical Slew Rate and $t_{VAC} - t_{DS}$ for DQ Relative to Strobe figure).

If the actual signal is consistently earlier than the typical slew rate line in the figure, "Typical Slew Rate and $t_{VAC} - t_{IS}$ for CA and CS# Relative to Clock (CA and CS# Setup, Hold, and Derating), the area shaded gray between the $V_{REF(DC)}$ region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF(DC)}$ region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see figure "Tangent Line - t_{IS} for CA and CS# Relative to Clock" in CA and CS# Setup, Hold, and Derating).

The typical t_{DH} slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. The typical t_{DH} slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(DC)min}$ and the first crossing of $V_{REF(DC)}$ (see the Typical Slew Rate - DH for DQ Relative to Strobe figure).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to- $V_{REF(DC)}$ region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC- to- $V_{REF(DC)}$ region, the slew rate of a tangent line to the actual signal from the DC level to the $V_{REF(DC)}$ level is used for the derating value (see the Tangent Line - t_{DH} for DQ with Respect to Strobe figure).

For a valid transition, the input signal must remain above or below $V_{IH}/V_{IL(AC)}$ for the specified time, t_{VAC} (see the Required Time for Valid Transition - $t_{VAC} > V_{IH(AC)}$ or $< V_{IL(AC)}$ table).

The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached $V_{IH}/V_{IL(AC)}$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{IH}/V_{IL(AC)}$.

For slew rates between the values listed in the following tables, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

2.97 Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate)

Parameter	Data Rate						Reference
	1066	933	800	667	533	466	
$t_{DS}(\text{base})$	-10	15	50	130	210	230	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220\text{mV}$

2.98 Data Setup and Hold Base Values (>400 MHz, 1 V/ns Slew Rate) (Continued)

Parameter	Data Rate						Reference
	1066	933	800	667	533	466	
t ^{DH} (base)	80	105	140	220	300	320	V _{IH} /V _{IL(DC)} = V _{REF(DC)} ±130mV

Note: 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.

2.99 Data Setup and Hold Base Values (<400 MHz, 1 V/ns Slew Rate)

Parameter	Data Rate				Reference
	400	333	255	200	
t ^{DS} (base)	180	300	450	700	V _{IH} /V _{IL(AC)} = V _{REF(DC)} ±300mV
t ^{DH} (base)	280	400	550	800	V _{IH} /V _{IL(DC)} = V _{REF(DC)} ±200mV

Note: 1. AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS/DQS# slew rate.

2.100 Derating Values for AC/DC-Based t^{DS}/t^{DH} (AC220)

Δt^{DS}, Δt^{DH} derating in ps

		DQS, DQS# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δt ^{DS}	Δt ^{DH}	Δt ^{DS}	Δt ^{DH}	Δt ^{DS}	Δt ^{DH}	Δt ^{DS}	Δt ^{DH}	Δt ^{DS}	Δt ^{DH}	Δt ^{DS}	Δt ^{DH}	Δt ^{DS}	Δt ^{DH}	Δt ^{DS}	Δt ^{DH}
DQ, DM slew rate V/ns	2.0	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Note: 1. Shaded cells are not supported.

2.101 Derating Values for AC/DC-Based tDS/tDH (AC300)

Δ^tDS , Δ^tDH derating in ps


		DQS, DQS# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δ^tDS	Δ^tDH	Δ^tDS	Δ^tDH	Δ^tDS	Δ^tDH	Δ^tDS	Δ^tDH	Δ^tDS	Δ^tDH	Δ^tDS	Δ^tDH	Δ^tDS	Δ^tDH	Δ^tDS	Δ^tDH
DQ, DM slew rate V/ns	2.0	150	100	150	100	150	100										
	1.5	100	67	100	67	100	67	116	83								
	1.0	0	0	0	0	0	0	16	16	32	32						
	0.9			-4	-8	-4	-8	12	8	28	24	44	40				
	0.8					-12	-20	4	-4	20	12	36	28	52	48		
	0.7							-3	-18	13	-2	29	14	45	34	61	66
	0.6									2	-21	18	-5	34	15	50	47
	0.5											-12	-32	4	-12	20	20
	0.4												4	-35	-40	-11	-8

Note: 1. Shaded cells are not supported.


2.102 Required Time for Valid Transition – tVAC > VIH(AC) or < VIL(AC)

Slew Rate (V/ns)	tVAC at 300mV (ps)		tVAC at 220mV (ps)	
	Min	Max	Min	Max
>2.0	75	-	175	-
2.0	57	-	170	-
1.5	50	-	167	-
1.0	38	-	163	-
0.9	34	-	162	-
0.8	29	-	161	-
0.7	22	-	159	-
0.6	13	-	155	-
0.5	0	-	150	-
<0.5	0	-	150	-


2.103 Typical Slew Rate and tVAC – tDS for DQ Relative to Strobe



Typical Slew Rate – t_{DH} for DQ Relative to Strobe



Tangent Line – t_{DS} for DQ with Respect to Strobe



Tangent Line – t_{DH} for DQ with Respect to Strobe

