

800-KSPS, 4 V - 5.25 V, ULTRA LOW POWER, 10-BIT SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- Single 4 V to 5.25 V Supply Operation for XCS7477
- Fast Throughput Rate:
800 KSPS for XCS7477
- $\pm 1\text{LSB INL}, \pm 1\text{LSB DNL}$
- No Pipeline Delays
- SPI/DSP/MICROWIRE™/QSPI™ Compatible Serial Interface
- Variable Power Management
- Low Power (XCS7477 Typical):
3.0mW (4V, 800 KSPS)
5.2mW (5V, 800 KSPS)
- Second-Source for ADCS7477
- 6-Pin SOT-23 Package

APPLICATIONS

- Battery Powered Systems
- Portable Systems
- Medical Instruments
- Mobile Communications
- Factory Automation and ATM Equipment
- Instrumentation and Control Systems





Figure 1. Functional Block Diagram

DESCRIPTION

The XCS7477 is a 10-bit, high speed, low power, and small-sized Successive-Approximation-Register (SAR) ADC. This device can operate from a single 4 V to 5.25 V supply with an 800-KSPS throughput.

The XCS7477 is available in a 6-pin SOT-23 package and has an operating temperature range of -40°C to 85°C.

The XCS7477 is a drop-in replacement for the ADCS7477 and consumes only half dynamic power of their counterpart.

SPECIFICATIONS

At -40°C to 85°C, $f_{\text{SAMPLE}} = 800$ KSPS and $f_{\text{SCLK}} = 16$ MHz if $4\text{ V} \leq V_{\text{DD}} \leq 5.25\text{ V}$. (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | XCS7476 | | | XCS7477 | | | XCS7478 | | | UNITS |
|-------------------------|------------------------------------|---------|-----|------|---------|-----|-----|---------|-----|-----|-------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | |
| SYSTEM PERFORMANCE | | | | | | | | | | | |
| Resolution | | 12 | | | 10 | | | 8 | | | Bits |
| No missing codes | | 12 | | | 10 | | | 8 | | | Bits |
| Integral linearity | | -1.25 | | 1.25 | -1 | | 1 | -0.5 | | 0.5 | LSB |
| Differential linearity | | -1.25 | | 1.25 | -1 | | 1 | -0.5 | | 0.5 | LSB |
| fSAMPLE Throughput rate | fSCLK = 16 MHz, 4 V ≤ VDD ≤ 5.25 V | 800 | | | 800 | | | 800 | | | KSPS |
| SNR | fIN = 100 kHz | 71.5 | | | 61 | | | 49 | | | dB |
| THD | fIN = 100 kHz | -84 | | | -74 | | | -68 | | | dB |

XCS7477

| PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNITS |
|--------------------------------------|-----------------------------|---|------|-----|------|-------|
| IDD Supply current, normal operation | Digital inputs = 0 V or VDD | fSAMPLE = 800 KSPS, fSCLK = 16 MHz, VDD = 4 V | 0.75 | | 0.87 | mA |
| | | fSAMPLE =800 KSPS, fSCLK = 16 MHz, VDD = 5 V | 1.04 | | 1.18 | |
| | | fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 4 V | 0.45 | | 0.55 | |
| | | fSAMPLE = 500 KSPS, fSCLK = 10 MHz, VDD = 5 V | 0.75 | | 0.80 | |
| POWER DISSIPATION, XCS7477 | | | | | | |
| Normal operation | | fSAMPLE = 800 KSPS, fSCLK = 16 MHz, VDD = 4 V | 3.00 | | 3.50 | mW |
| | | fSAMPLE = 800 KSPS, fSCLK = 16 MHz, VDD = 5 V | 5.20 | | 5.90 | mW |
| | | | | | | |

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

| TERMINAL | | DESCRIPTION |
|------------------------|-----|---|
| NAME | NO. | |
| V _{DD} | 1 | Power Supply Input. |
| GND | 2 | The ground return for the supply and signals. |
| V _{IN} | 3 | Analog Input. This signal can range from 0 V to V _{DD} . |
| SCLK | 4 | Digital clock input. This clock directly controls the conversion and readout processes. |
| SDATA | 5 | Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin. |
| $\overline{\text{CS}}$ | 6 | Chip Select. On the falling edge of $\overline{\text{CS}}$, a conversion process begins. |

TYPICAL CONNECTION

Figure 3 shows a typical connection diagram for the XCS7477. The 5 V supply should come from a stable power supply such as an LDO. The supply to XCS7477 should be decoupled to the ground. A 1- μF and a 10-nF decoupling capacitor are required between the V_{DD} and GND pins of the converter. This capacitor should be placed as close as possible to the pins of the device. Always set the V_{DD} supply to be greater than or equal to the maximum input signal to avoid saturation of codes.




Figure 3. Typical Circuit Configuration

TIMING DIAGRAM




Figure 4. Timing Diagram

The conversion is initiated on the falling edge of \overline{CS} . The device outputs data while the conversion is in progress, and it requires 14 serial clock cycles to complete the conversion and access the full results. The XCS7477 data word contains 4 leading zeros, followed by 10-bit data in MSB first format.


Once a data transfer is complete, SDATA will return to the tri-state mode, and another conversion can be initiated after the quiet time has elapsed by again bringing \overline{CS} low.

POWER-DOWN MODE


The XCS7477 has an auto power-down feature. Besides powering down all circuitry, the converter consumes only a small amount of current in this mode. The device automatically wakes up when \overline{CS} falls. However, not all of the functional blocks are fully powered until sometime before the third falling edge of SCLK. The device powers down once it reaches the end of conversion which is the 14th falling edge of SCLK for the XCS7477. The device enters power down mode if \overline{CS} goes high before the 10th SCLK falling edge. Ongoing conversion stops and SDATA goes to three-state under this power down condition.

These converters achieve lower power dissipation for a fixed throughput rate by using higher SCLK frequencies. Higher SCLK frequencies reduce the acquisition time and conversion time. This means the converters spend more time in auto power-down mode per conversion cycle. For a particular SCLK frequency, the acquisition time and conversion time are fixed. Therefore, a lower throughput increases the proportion of the time the converters are in power down, thereby reducing power consumption.


OUTLINE DIMENSIONS




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-178, VARIATION AB.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTES

1. Unpacked ICs, tube-mounted ICs, etc. must be stored in a drying cabinet, and the humidity in the drying cabinet < 20% R.H.
2. After access, the components are stored in an electrostatic packaging protective bag.
3. Anti-static damage: the device is an electrostatic sensitive device, and sufficient anti-static measures should be taken during transmission, assembly and testing.
4. The user should conduct a visual inspection before use, and the bottom, side and surrounding of the circuit can be welded only if it is bright. If oxidation occurs, the circuit can be processed by means of oxidation, and the circuit must be soldered within 12 hours after processing.