MC9300/MC8300 Series

The MTTL complex functions are designed for digital applications in the medium to high-speed range.

These MTTL devices provide significant reduction in package count and increased logic per function over devices in the basic MTTL and MDTL families.

INDEX

| | Operating Tempe | | Dua | l-in-line | | | | |
|------------------------------------|-----------------|--------------|---------|------------|--------------|--|--|--|
| Function | _55°C TO +125°C | 0°C TO +75°C | Plastic | Ceramic | Flat | | | |
| Universal 4-Bit Shift Register | MC9300 | MC8300 | Р | 1 | F | | | |
| BCD to Decimal Decoder | MC9301 | MC8301 | P | | F | | | |
| Dual Full Adder | MC9304 | MC8304 | P | L | | | | |
| Presettable Decade Up/Down Counter | MC9306 | MC8306 | Р | | F | | | |
| 7-Segment Decoder | MC9307 | MC8307 | P | L . | F | | | |
| Dual 4-Bit Latch | MC9308 | MC8308 | P | L L | F | | | |
| Dual 4-Channel Data Selector | MC9309 | MC8308 | | <u>L</u> | <u>F</u> | | | |
| Presetable Decade Counter | MC9310 | MC8310 | P | L_ | F | | | |
| One of Sixteen Decoder | MC9311 | | P | <u>L</u> | F | | | |
| 8 Channel Data Selector | MC9312 | MC8311 | P | | F | | | |
| 4 Bit Latch | | MC8312 | P | L | F | | | |
| 4 Bit Binary Counter | MC9314 | MC8314 | Р | L | F | | | |
| | MC9316 | MC8316 | Р | L | F | | | |
| 7 Segment Decider/Driver | MC9317 | MC8317 | Р | | F | | | |
| 8 Input Priority Encoder | MC9318 | MC8318 | Р | | _ | | | |
| Quad 2 Input Multiplexer | MC9322 | MC8322 | Р | | F | | | |
| 5 Bit Comparator | MC9324 | MC8324 | P | | <u>_</u> _ | | | |
| Dual 8 Bit Shift Register | MC9328 | MC8328 | Р | | | | | |
| One Shot Multivibrator | MC9601 | MC8601 | P | L | <u> </u> | | | |
| Dual One Shot Multivibrator | MC9602 | MC8602 | P | <u>-</u> _ | F | | | |

UNIVERSAL 4-BIT SHIFT REGISTER MC9300 MC8300

Compatible with all MTTL and MDTL families.

Input Loading Factor

J, K, MR, Dp0, Dp1, Dp2, Dp3 = 1

PE = 2.3

Clock = 4


Output Loading Factor = 6

Total Power Dissipation = 300 mW typ/pkg

Propagation Delay Time = 25 ns typ


This serial/parallel shift register consists of four flip-flops operated in the synchronous mode. Functions available are shift left, shift right, serial-to-serial, parallel-to-parallel, serial to-parallel, and parallel-to-serial conversion.

This device operates on the positive-going edge of the clock pulse in both the serial and parallel mode. The device includes an internal clock buffer, input clamp diodes to reduce ringing, Q outputs for all four stages, $\overline{\mathbb{Q}}$ output for the last stage, synchronous parallel entry, and an asychronous master reset. The J and $\overline{\mathbb{K}}$ inputs are available, and may be tied together to produce a D input.






MC9301 MC8301



This decoder converts four-bit BCD inputs to select one-of-ten outputs. The selected output is in the logic "0" state while all other outputs are in the logic "1" state. When a binary code greater than nine is applied to the inputs, all outputs will be in the logic "1" state. This device is useful in memory selection, industrial control, and data routing applications.



Input Loading Factor = 1 Output Loading Factor = 10 Total Power Dissipation = 125 mW typ/pkg Propagation Delay Time = 22 ns typ

TRUTH TABLE

| | | 141 | PUT | | Т- | | | | | _ | | | | |
|----|---|-----|-----|---|------|---|---|---|-----|----|---|---|---|------|
| | | | | | ــــ | | | (| וטכ | PU | T | | | |
| i | D | С | _B | Α | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ł | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| Į | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| ١ | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | o | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| ı | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| -1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| ı | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | i | 1 |
| L | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| ı | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Ţ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | i | -i I |
| L | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | i | i | i |
| ſ | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | ا ا |
| L | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |




MC9304 MC8304

ADDER 1

| 1 | H | NPUT | | OUTPUT | | | | | | | | |
|---|------------------|------|----|--------|----|----|--|--|--|--|--|--|
| Ì | C _{in1} | В1 | A1 | Cout1 | Ŝ1 | S1 | | | | | | |
| ł | - 0 | 0 | 0 | 1 | 1 | 0 | | | | | | |
| Į | o | 0 | 1 | 1 | 0 | 1 | | | | | | |
| ١ | ñ | 1 | 0 | 1 | 0 | 1 | | | | | | |
| | 0 | 1 | 1 | 0 | 1 | 0 | | | | | | |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | | | | | | |
| | 1 | 0 | 1 | 0 | 1 | 0 | | | | | | |
| | 1 | 1 | 0 | 0 | 1 | 0 | | | | | | |
| | i | 1 | 1 | 0 | 0 | 1_ | | | | | | |

This device consists of two independent, high-speed, binary full adders, with complementary Sum outputs. Adder two has provisions for both active high and active low inputs. Carry In and Carry Out of adder two are complementary to those of adder one. These choices provide greater design flexibility and minimum package count.



Input Loading Factors:

Adder 1: A1, B1, $C_{in1} = 4$ Adder 2: A2, $\overline{B2}$, $\overline{C}_{in2} = 4$ A2, B2 = 1

Output Loading Factors:

Adder 1: $\overline{C_{out1}} = 7$ S1 = 10

51 = 9

Adder 2: Cout2 = 7

S2 = 9

\$2 = 10

Total Power Dissipation = 110 mW typ/pkg

TYPICAL PROPAGATION DELAY TIMES (ns) $T_{\Delta} = 25^{\circ}C$

| | 1A 25 0 | | | | | | | | | | | |
|-----------------|---------|----|------------------|----|--|--|--|--|--|--|--|--|
| | tp | d- | t _{pd+} | | | | | | | | | |
| INPUT | Cout | Š | Cout | Š | | | | | | | | |
| C _{in} | 8.0 | | 8.0 | | | | | | | | | |
| A1 | T - | 25 | - | 28 | | | | | | | | |

ADDER 2

| ADDEN 2 | | | | | | | | | | | | |
|---------|----------|------|-----|-----|-------------|------|------------|--|--|--|--|--|
| | 11 | NPUT | | | OU | TPUT | | | | | | |
| Cin 2 | В2 | A2 | B2 | Ā2 | Cout 2 | S2 | Š 2 | | | | | |
| 0 | 0 | 0 | ō | 0 | 1 | 1 | 0 | | | | | |
| ő | o l | 0 | 0 | 1 | 1 | 0 | 1 | | | | | |
| ő | ō | 0 | 1 | 0 | 1 | 0 | 1 | | | | | |
| ŏ | ŏ | ō | 1 | 1 | 0 | 11 | 0 | | | | | |
| 0 | ō | 1 | 0 | 0 | 1 | 1 | 0 | | | | | |
| ō | 0 | 1 | 0 | 1 | 1 1 | 1 | 0 | | | | | |
| ō | 0 | 1 | 1 | 0 | 1 | 0 | 1 | | | | | |
| ō | 0 | 1 | 1 | 1 | 1 | 0 | 1 | | | | | |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | | | | | |
| 0 | . 1 | 0 | 0 | 1 | 1 | 0 | 1 | | | | | |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | | | | | |
| ō | 1 | 0 | 1 | 1 | 1 | 0 | 1 | | | | | |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | | | | | |
| lo | 1 | 1 | 0 | 1 | 1 | 1 | 0 | | | | | |
| 0 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | | | | | |
| 0 | 1 | 1 | 1 | 1 | 11 | 1 | 0 | | | | | |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | | | | | |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | | | | | |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | | | | | |
| 1 1 | 0 | 0_ | 1 | 1 | 00 | 0_ | 1_1_ | | | | | |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | | | | | |
|] 1 | 0 | 1 | 0 | 1 | 1 1 | 0 | 0 | | | | | |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 1 | 0 | | | | | |
| 1 | 0 | 1_1_ | 1 | 1 | 0 | 1 0 | 1 | | | | | |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | o | | | | | |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | | | | | |
| 1 | 1 | 0 | 1 | 0 | \ | 1 | o | | | | | |
| 1 | 1 | 0 | 1 1 | 1 6 | 1 1 | 6 | | | | | | |
| 1 | 1 | 1 | 0 | | 1 1 | 0 | i | | | | | |
| 1 | 1 | 1 | 0 | 1 | 1 1 | 0 | 1 1 | | | | | |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 1 1 1 | | | | | |
| 1_1_ | <u> </u> | | ┸- | | | | | | | | | |




MC9306 MC8306

Add Suffix L for 24-pin dual in-line ceramic package (Case 623).

Suffix P for 24-pin dual in-line plastic package (Case 649) MC8306 only.


The MC9306/8306 decade counter is constructed of four master-slave J-K flip-flops driven synchronously. Parallel inputs (P0 thru P3) provide synchronous loading capability. Outputs from each stage (Q0 thru Q3) are available. An active low enable ($\overline{\text{PE}}$) allows entry of data into the

preset inputs (P0 thru P3). The Count Enable inputs (CE0 thru CE5) and the terminal count (TC) output provide for cascading of up to seven stages without external gating. A single count mode input (\overline{CD}) determines the direction of count.






MC9307 MC8307



This device decodes a 4-bit BCD code input and produces outputs suitable for use with seven-segment display indicators. Active high outputs permit a buffer transistor to be used directly to provide the high currents required for incandescent displays. The device has provision for automatic blanking of non-significant zeros in a multidigit decimal number, resulting in an easily readable display. Leading edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The decoder has an active low Lamp Test input which over-rides all other inputs to test for display segment malfunctions.

NUMERICAL DESIGNATION - SEGMENTS ILLUMINATED



| | MC9307 | MC8307 |
|--|-------------|-----------------|
| Input Loading Factors A, B, C, D RBI LT | 1 1 5 | 1 0.5 4.3 |
| Output Loading Factors a thru g RBO | 8 2 | 7 1.5 |


Total Power Dissipation = 165 mW typ/pkg Propagation Delay Time (Input to Segment Outputs) = 250 ns typ


| | | | | | | TRU | TH TAI | BLE | | | | | | | |
|----------------------------|-------------|--------------|------------|------------|-------------|-------------|-------------|------------------|-------------|------------------|------------------|------------------|------------------|--------------|--|
| Γ | | | INP | UT | | | ОПТРИТ | | | | | | | | |
| DIGIT OR FUNCTION | LT Pin 3 | RBI Pin 5 | D Pin 6 | C Pin 2 | B Pin 1 | A Pin 7 | a Pin 13 | b Pin 12 | c Pin 11 | d Pin 10 | e Pin 9 | f Pin 15 | g Pin 14 | RB0 Pin 4 | |
| 8 | 0 | X | × | X 0 | X O | × | 1 0 | 1 0 | 1 0 | 1 0 | 0_ | 0 | 0 | 6 | |
| 0 1 2 | 1 1 1 | 1 × × | 0 0 | 0 0 | 0 0 1 | 0 1 0 | 1 0 1 | 1 1 1 | 1 1 0 | 1 0 1 1 | 1 0 1 0 | 0 0 0 | 0 0 1 1 | 1 1 | |
| 3 4 5 6 | 1 1 1 | × | 0 0 | 1 1 1 | 0 0 1 1 | 0 1 0 1 | 0 1 1 | 1 0 0 | 1 1 1 | 0 1 1 0 | 0 0 1 0 | 1 1 1 0 | 1 1 1 0 | 1 1 1 1 | |
| 8 9 10 | 1 1 1 1 | × | 1 1 1 | 0 0 | 0 1 1 | 0 1 0 | 1 1 0 | 1 1 0 | 1 1 0 | 1 1 1 | 1 0 1 0 | 1 1 0 0 | 1 1 1 | 1 1 1 | |
| 11 12 13 14 15 | 1 1 1 1 | ×××× | 1 1 1 | 1 1 1 | 0 0 1 1 | 0 1 0 | 0 1 0 | 1 0 0 0 | 1 1 0 | 0 1 1 0 | 0 0 1 0 | 1 1 1 0 | 1 1 1 0 | 1 1 1 | |

X = Don't care



MC9308 MC8308





V_{CC} = Pin 24 GND = Pin 12

Input Loading Factors:

D0, D1, D2, D3 = 1.5

MR, E0, E1 = 1.0

Output Loading Factor = 9

half of the device contains four latches with common enable ($\overline{E}0$) and $\overline{E}1$) and common Master Reset (\overline{MR}). Data entered at the D input of each latch will appear at the corresponding Q output if the enable inputs are in the logic "0" state. When the enable inputs are in the logic "1" state, each latch will maintain the information present when the enable inputs were last in the logic "0" state. The master reset input overrides all other input states. When a logic "0" is applied to the \overline{MR} input, all outputs of the quad latch will be forced to a logic "0".


This device is constructed of AND, NAND, and NOR gates. Each

| | | IN. | (| DUT | PUTS | 5 | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| MR | ĒΟ | Ē1 | D3 | D2 | D1 | D0 | Q3 | Q2 | Q1 | QΩ |
| 1 1 1 | 0000 | 0000 | 0000 | 0 0 0 1 | 0 0 1 0 | 0 1 0 0 | 0000 | 0 0 0 1 | 0 0 1 0 | 0 1 0 0 |
| 1 1 1 | 0000 | 0 0 0 | 1 0 0 | 0 0 1 0 | 0 1 0 0 | 0 1 1 | 1 0 0 | 0 0 1 0 | 0 1 0 0 | 0 1 1 |
| 1 1 1 | 0 0 0 | 0 0 0 | 0 1 1 0 | 1 0 1 | 1 1 0 | 0 0 0 | 0 1 1 0 | 1 0 1 | 1 1 0 1 | 0 0 0 |
| 1 1 1 | 0 0 0 | 0000 | 1 1 1 | 0 1 1 | 1 0 1 1 | 1 1 0 1 | 1 1 1 | 0 1 1 | 1 0 1 | 1 1 0 1 |
| 1 1 1 0 | 0 1 1 X | 1 0 1 X | X X X | × × × | L | ATC | HED HED | | | |

X = Don't Care


Total Power Dissipation = 325 mW typ/pkg Propagation Delay Time (Enable to Output) = 25 ns typ

LOGIC DIAGRAM 1/2 OF DEVICE SHOWN





MC9309 MC8309L




This device consists of two four-channel data selectors with common control lines, constructed from high-level AND-OR-INVERT gates with active pullup outputs, and low-level inverters on the control inputs. By selecting one of four logic combinations, information on one of the four data inputs will be routed to the complementary outputs.

Data selectors are useful in applications where digital data is to be routed from one of several registers or locations to another register or location for processing.

The MC9309/8309 may be cascaded to multiple levels so that any number of lines can be multiplexed onto a single output buss.

| TYPIC | AL P | ROPA | AGATION DELAY TIMES (ns) T _A = 25°C |
|-------|------|------|---|
| INPUT | Z | Ī | CONDITIONS |
| A | 24 | 16 | X0 = X2 = X3 = logic "0", X1 = logic "1". A and B are defined |
| X1 | 17 | 9 | by the logic equations. |

LOW-LEVEL INVERTER





MC9310 MC8310L

COUNT SEQUENCE TRUTH TABLE

| COUNT | | OUTPUT | | | | | | | | | |
|-------|----|--------|----|-----|--|--|--|--|--|--|--|
| COONT | Q3 | Q2 | Q1 | σo | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | | | | | | | |
| 1 | 0 | 0 | 0 | 1 1 | | | | | | | |
| 2 3 | 0 | 0 | 1 | o | | | | | | | |
| 3 | 0 | 0 | 1 | 1 1 | | | | | | | |
| 4 | 0 | 1 | 0 | 0 | | | | | | | |
| 5 | 0 | 1 | 0 | 1 | | | | | | | |
| 6 | 0 | 1 | 1 | 0 | | | | | | | |
| 7 | 0 | 1 | 1 | 1 | | | | | | | |
| 8 | 1 | 0 | 0 | 0 | | | | | | | |
| 9 | 1 | 0 | 0 | 1 | | | | | | | |


Input Loading Factors: $\overline{MR}, C_{\mbox{\footnotesize EP}} = 1 \\ \mbox{\footnotesize Clock}, \mbox{\footnotesize PE}, C_{\mbox{\footnotesize ET}} = 2 \\ \mbox{\footnotesize P0}, \mbox{\footnotesize P1}, \mbox{\footnotesize P2}, \mbox{\footnotesize P3} = 2/3 \\ \mbox{\footnotesize Output Loading Factor} = 6$

The MC9310/8310 decade counter consists of four J-K master-slave flip-flops plus additional gating to accomplish the counter function. Parallel inputs are provided for presetting data and parallel outputs for full counting flexibility.

An asynchronous master reset (\overline{MR}) clears all flip-flops regardless of other input states. Parallel information may be preset only while the parallel enable (\overline{PE}) is in the logic "0" state.


Inputs CEP and CET and output TC are useful in cascading counters. TC provides an output pulse each time the counter reaches its maximum count.

Total Power Dissipation = 300 mW typ/pkg Propagation Delay Time = 14 to 35 ns typ Toggle Frequency = 28 MHz typ





MC9311 MC8311



This device converts four BCD inputs to select one of sixteen outputs. The selected output is in the logic "0" state while all other outputs are in the logic "1" state. Two Enable inputs are provided for increased logic capability. This device is useful in memory selection control and data routing applications.

Input Loading Factor = 1
Output Loading Factor = 10


Total Power Dissipation = 175 mW typ/pkg
Propagation Delay Time Enable to Output = 26 ns max

| | | | | | | OUTPUT | | | | | | | | | | | | | | | |
|-----|----|--|-----|--|-----|--------|------------------|-----|------|------|--|------------|-----|----------|-----|-----|----------|------|----------|-----|----------|
| L | | INPL | - | | | | 44 1 | 40 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3. | 2 | 1 | 0 |
| ĒΟ | Ē1 | D | С | В | Α | 15 | 14 | 13 | - 12 | | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | × | × | × | × | 1 | 1 | 1 | 1 | 1 | i | i | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 1 | 1 | |
| 0 | 0 | â | - î | â | x_ | 1_ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 | | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 1 | 1 | 1 | 1 1 | 1 | 1 | 1 1 | | i | 1 | i | 1 | 1 | 1 | 1 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | ò | 1 | i | 1 | 1 | 1 | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 | | 1 | i | 1 |
| ŏ | ő | 0 | Ŏ | _ i_ | 1 | 1 | 1 | 1 | 1 | 1 | | 1 | 1 | <u> </u> | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | i | i | l i | i | 1 | 1 | 1 | 1 0 | 0 | 1 1 | 1 1 | 1 1 | 1 | 1 |
| 6 | Ö | O | 1 | 1 | 0 | 1 | 1 1 | 1 | 1 1 | 1 | 1 1 | ; | 1 | o | 1 | i | _ i_ | 1_1_ | 1_1_ | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 10 | 1 - | ' - | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 1 |
| 0 | 0 | 1 | 0 | ő | 1 | l i | 1 1 | 1 | 1 1 | 1 1 | 1 0 | 0 | 1 1 | 1 1 | 1 | | 1 | 1 1 | i | 1 | l i |
| l o | 0 | 1 | 0 | 1 | 0 | 1 | ; | 1 | i | Ö | ĭ | <u> i</u> | 1 | 1 | 1 | 1 | 1 | 1 | 1-1- | 1 1 | + 1 |
| 0 | 0 | | 1 1 | | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 0 | 1 1 | 1 0 | 0 | 1 1 | | | 1 | 1 | i | i | 1 | 1 | 1 | 1 | 1 1 | 1 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | o_ | 1_1_ | 1 | 1_1_ | 1_1_ | 1 | 1 | 1 | 1 1 | 11 | 11 | <u> </u> | | <u> </u> | | <u>'</u> |

X = Don't care




MC9312 MC8312




This 8-channel data selector is constructed from high-level and low-level gates interconnected as shown in the logic diagram. It is a logical implementation of a single pole, eight position switch with the switch position controlled by the state of the select inputs, A, B, and C. Complementary outputs are provided. The Enable input is active in the low state. When the Enable input is high, the \overline{Z} output is high and the Z output low, regardless of the state of the other inputs.

ENABLE-INPUT INVERTER



LOW-LEVEL INVERTER





MC9314 MC8314

The MC9314/8314 four-bit latch can be used mainly for storage of information. In this versatile device, storage can be achieved in different ways by combining the states of the D and \overline{S} inputs as shown by the truth table. The enable (\overline{E}) and master reset (\overline{MR}) inputs provide the added flexibility of cascading several of these latches for multibit storage in high-speed systems applications.


In the D-type latch operation, when the \overline{E} and \overline{S} inputs are in the "0" state and the \overline{MR} input is in the "1" state, the data is processed thru and no information is stored. In this case the state of the outputs follows the D input. When \overline{E} is switched to the "1" state while \overline{MR} remains in the "1" state, the information present at the outputs is stored and is not affected by the state of the other

inputs.

When operated in the set/reset mode, with \overline{E} in the "0" state and \overline{MR} in the "1" state, the output is reset if D is "0", or set if S is "0". In each latch the D and S signals are wire-ANDed together, thus if both D and \overline{S} are "0", the D signal will prevail, and the output will reset. If both D and \overline{S} are "1", or if the enable changes to the "1" state, the outputs will remain at the level stored prior to the change.

When \overline{MR} is switched to the "0" state, all outputs will be forced into the "0" state for as long as \overline{MR} stays low.

This device has input protection diodes, and active pullup configurations at all outputs.





MC9316 MC8316

COUNT SEQUENCE TRUTH TABLE


| | | OUTPUT | | | | | | | | | | |
|-------------|------------|--------|-----|-----|--|--|--|--|--|--|--|--|
| COUNT | Q 3 | Q2 | 01 | 00 | | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | | | | | | | | |
| 1 | 0 | 0 | 0 | 1 1 | | | | | | | | |
| 1 2 3 | 0 | 0 | 1 | 0 | | | | | | | | |
| 3 | 0 | 0 | 1 | 1 | | | | | | | | |
| 4 | 0 | 1 | 0 | 0 | | | | | | | | |
| 5 6 | 0 | 1 | 0 | 1 1 | | | | | | | | |
| 6 | 0 | 1 | 1 | 1 0 | | | | | | | | |
| 7 | 0 | 1 | 1 | 1 1 | | | | | | | | |
| 8 | 1 | 0 | 0 | 0 | | | | | | | | |
| 9 | 1 | 0 | 0 | 1 1 | | | | | | | | |
| 10 | 1 | 0 | 1 1 | 0 | | | | | | | | |
| 11 | 1 | 0 | 1 | 1 | | | | | | | | |
| 12 | 1 | 1 | 0 | 0 | | | | | | | | |
| 13 | 1 | 1 | 0 | 1 | | | | | | | | |
| 14 | 1 | 1 | 1 | 0 | | | | | | | | |
| 15 | 1 | 1 | 1 | 1 | | | | | | | | |

Input Loading Factors: \overline{MR} , $C_{EP} = 1$ Clock, \overline{PE} , $C_{ET} = 2$ P0, P1, P2, P3 = 2/3 Output Loading Factor = 6 The MC9316/8316 hexadecimal counter consists of four J-K masterslave flip-flops plus additional gating to accomplish the counter function. Parallel inputs are provided for presetting data and parallel outputs for full counting flexibility.

An asynchronous master reset (\overline{MR}) clears all flip-flops regardless of other input states. Parallel information may be preset only while the parallel enable (\overline{PE}) is in the logic "0" state.

Inputs CEP and CET and output TC are useful in cascading counters. TC provides an output pulse each time the counter reaches its maximum count.


Total Power Dissipation = 300 mW typ/pkg Propagation Delay Time = 14 to 35 ns typ Toggle Frequency = 28 MHz typ





SEVEN SEGMENT DECODER

MC9317 MC8317







Figure 3
Numerical Designations




MC9318 MC8318

8-INPUT PRIORITY ENCODER

> Input Loading Factor: $\overline{D}0 = 1$ All Other Inputs = 2 Output Loading Factor: $\vec{E}_{out} = 5$ $\vec{GS} = 6$ $\overline{Q}0$, $\overline{Q}1$, $\overline{Q}2 = 10$ Total Power Dissipation = 225 mW typ/pkg

The MC9318/8318 is an eight-bit priority encoder which converts a one-of-eight code to a three-bit binary code in order of priority, with D7 assigned the highest priority. All inputs and outputs are active in the low state. The Ein (input enable) forces all outputs high and overrides all the data inputs, allowing new data to settle on the inputs without affecting the outputs until the $\bar{\mathsf{E}}_{in}$ is switched low. The $\overline{\text{GS}}$ (group signal) is low when any input is low. The \overline{E}_{out} is low only when all inputs are high. The \overline{E}_{out} , when used in conjunction with the \overline{E}_{in} is cascaded encoders, provides priority encoding of N input signals.




| INPUT | | | | | | ОИТРИТ | | | | | | | |
|-------|-----|-----|-----|----|-----|----------------|----|----|----|----|----|----|-----------------------|
| Ēin | D̄7 | D̄6 | D̄5 | Đ4 | D̄3 | D ₂ | D1 | D0 | GS | Q2 | Q1 | ΘŌ | \widetilde{E}_{out} |
| 1 | × | × | × | х | × | × | Х | × | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | o |
| 0 | 0 | х | X | х | Х | Х | х | Х | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | × | Х | × | × | Х | × | 0 | 0 | o | 1 | 1 |
| 0 | 1 | 1 | 0 | х | × | × | X | × | o | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | × | × | X | × | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | × | × | Х | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | х | × | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | × | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |

X = Don't Care

MC9322 MC8322

DESCRIPTION — The MC9322/8322 is a Monolithic, High Speed, Quad Two-Input Digital Multiplexer Circuit. It consists of four multiplexing circuits with common select and enable logic; each circuit contains two inputs and one output. The circuit uses TTL for high speed, high fan out operation and is compatible with all other members of the Motorola TTL family.



TRUTH TABLE

| Enable | Select Input | Inp | uts | Output | |
|--------|-----------------|-----|-----------------|----------------|--|
| E | s | lox | 1 _{IX} | z _X | |
| Н | × | Х | Х | L | |
| L | Н | X | L | L | |
| L | H | X | Н | н | |
| L | L | L | Х | L | |
| L | L | Н | Х | Н | |

H = HIGH Voltage Level

L = LOW Voltage Level




MC9324 MC8324

The MC9324/8324 compares two 5-bit binary words, A and B. The outputs indicate the three possible relations between A and B: $A \le B$, A = B, and A > B.

Outputs for the conditions A < B and A > B are generated in only three gate delays. For detecting A = B, one NOR gate is used at those two outputs to sense "A not greater and not less than B". All three outputs may be activated by the active-low Enable input, \overline{E} .

This 5-bit comparator may be expanded for use with larger words. To do that, the A > B and A < B outputs of one device are tied to an A and a B input (respectively) on another comparator.

It should be noted that the A4 and B4 inputs are the most significant inputs, and A0 and B0 the least significant. Thus if A4 is high and B4 is low, the A > B output will be high regardless of the state of any other inputs (except \overline{E}).



| | INPUT | | OUTPUT | | | |
|---|---------|----------|--------|-----|-------|--|
| Ē | An | Bn | A < B | A>B | A = B | |
| 1 | × | × | 0 | 0 | 0 | |
| 0 | Word A | Word B | 0 | 0 | 1 | |
| 0 | Word A: | >Word B | 0 | 1 1 | 0 | |
| 0 | Word A | < Word B | 1 | 0 | 0 | |

X = Don't Care

Input Loading Factor = 2
Output Loading Factor = 10
Total Power Dissipation = 220 mW typ/pkg



MC9328 MC8328


The MC9328/8328 is a monolithic dual 8-bit serial shift register. Each 8-bit register is provided with a 2-input multiplexer circuit and Input Loading Factors: \overline{MR} , D0, $\overline{D1} = 1$ complementary serial outputs. The two registers can be clocked together $D_S = 2$ with a common line, or clocked separately with separate lines. A common Clock - Pins 7, 10 = 1.5 Master Reset input is active in the low level and overrides all other inputs. Pin 9 = 3 Output Loading Factor = 6 Total Power Dissipation = 250 mW typ/pkg Propagation Delay Time = : Clock to Output, tpd- = 22 ns typ V_{CC} = Pin 16 GND = Pin 8 $t_{pd+}^{-} = 13 \text{ ns typ}$ \overline{MR} to Output, t_{pd-} or $t_{pd+} = 35$ ns typ -014 Q Q s C С c DS o 15 🖸 RRDQ RRDQ RRDQ R_{RD}Ō R_{RD}Q R_{RD}₫ D₀ Clock -03 s Q s Ω Q Q Q s Ω s S Q s D1 DS R_{RD}₫ R_{RD}Ō R_{RD}ā D0 _{RD}ā RRDQ R_{RD}ā MB 10

RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

MTTL Complex Functions MOTOROLA



MC9601F MC8601F



The MC9601/8601 monostable multivibrator may be triggered from either edge of an input pulse and will produce accurate output pulse over a wide range of widths. The duration and accuracy of the complementary output pulses are determined by the external timing components, Rx and Cx. Each time the input conditions for triggering are met the external timing capacitor, CX, is discharged, starting a new output pulse. The output goes to the high state while $C\chi$ is being discharged and remains there until the capacitor recharges through Rx, to a threshold determined by an internal comparator. Input pulses applied during the active state again discharge the capacitor, thus adding another full timing cycle to the output pulse width. This retriggering feature can be inhibited if not required.



MC9602 MC8602

Add Suffix F for TO-86 ceramic flat package (Case 607).

Suffix L for TO-116 ceramic dual in-line package (Case 632).

Suffix P for TO-116 plastic dual in-line package (Case 646) MC8602 only.

The MC9602/8602 monostable multivibrator may be triggered from either edge of an input pulse and will produce accurate output pulse over a wide range of widths. The duration and accuracy of the complementary output pulses are determined by the external timing components, Rx and Cx. Each time the input conditions for triggering are met the external timing capacitor, Cx, is discharged, starting a new output pulse. The output goes to the high state while CX is being discharged and remains there until the capacitor recharges through Rx, to a threshold determined by an internal comparator. Input pulses applied during the active state again discharge the capacitor, thus adding another full timing cycle to the output pulse width. This retriggering feature can be inhibited if not required.

Input Loading Factor = 1
Output Loading Factor:
MC9602 = 6
MC8602 = 8
Total Power Dissipation = 160 mW typ/pkg
Propagation Delay Time = 25 ns typ

For $C_X > 1000 \text{ pF}$ PW = 0.35 R_X C_X $\left(1 + \frac{0.85}{R_X}\right)$ For C_X < 1000 pF see Figure 1