MSKSEMI 美森科







TVS



TSS



MOV



GDT



PIFD

5N10S-MS

Product specification





Description

The 5N10S-MS is the high cell density trenched N- ch MOSFETs, which provides excellent RDSON and efficiency for most of the small power switching and load switch applications.

The 5N10S-MS meets the RoHS and Green Product requirement with full function reliability approved.

Product Summary

V _{DS}	100V
lo	5.0A
RDS(ON)	110mΩ

FEATURE

- Green Device Available
- Super Low Gate Charge
- Excellent Cdv/dt effect decline
- Advanced high cell density Trench technology

Reference News

PACKAGE OUTLINE	PIN CONFIGURATION	Marking
SOT-223	G S	MSKSEMI 5N10S MS

Absolute Maximum Ratings (T_A=25 ℃ unless otherwise noted)

Symbol	Parameter	Rating	Units
V _D s	Drain-Source Voltage	100	V
V _G s	Gate-Source Voltage	±20	V
lb@Ta=25°C	Continuous Drain Current, V _{GS} @ 10V ¹	5	Α
lb@Ta=70°C	Continuous Drain Current, V _{GS} @ 10V ¹	2	Α
Ірм	Pulsed Drain Current ²	10	А
PD@TA=25°C	Total Power Dissipation ³	1.5	W
Тѕтс	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	°C



Thermal Data

Symbol	Parameter	Тур.	Max.	Unit
Reja	Thermal Resistance Junction-ambient ¹		85	°C/W
Reuc	Thermal Resistance Junction-Case ¹		30	°C/W

Electrical Characteristics (TJ=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVpss	Drain-Source Breakdown Voltage	Vgs=0V , Ip=250uA	100			V
△BVDSS/△TJ	BVDSS Temperature Coefficient	Reference to 25°C , I _D =1mA		0.098		V/°C
D	Static Drain-Source On-Resistance ²	Vgs=10V , Ip=2A		110	130	mΩ
RDS(ON)	Static Drain-Source On-Resistance	V _G s=4.5V , I _D =1A		135	160	mΩ
V _{GS(th)}	Gate Threshold Voltage	V V I 050A	1.0	1.5	2.5	V
△VGS(th)	V _{GS(th)} Temperature Coefficient	Vgs=Vps , Ip =250uA		-4.57		mV/°C
	Dunin Course London Course	V _{DS} =80V , V _{GS} =0V , T _J =25°C			1	
loss	Drain-Source Leakage Current	V _{DS} =80V , V _{GS} =0V , T _J =55°C			5	uA
lgss	Gate-Source Leakage Current	V _{GS} = ±20V , V _{DS} =0V			±100	nA
gfs	Forward Transconductance	V _{DS} =5V , I _D =2A		20		S
Rg	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz		2	4	Ω
Qg	Total Gate Charge (10V)			26.2	36.7	
Qgs	Gate-Source Charge	V _{DS} =80V , V _{GS} =10V , I _D =2A		3.8	5.32	nC
Qgd	Gate-Drain Charge			4.8	6.7	
Td(on)	Turn-On Delay Time			4.2	8.4	
Tr	Rise Time	V _{DD} =50V , V _{GS} =10V , R _G =3.3Ω		7.6	14	
Td(off)	Turn-Off Delay Time	lo=2A		41	82	ns
Tf	Fall Time			14	28	
Ciss	Input Capacitance			1535	2149	
Coss	Output Capacitance	V _{DS} =15V , V _{GS} =0V , f=1MHz		60	84	pF
Crss	Reverse Transfer Capacitance			37	52	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
ls	Continuous Source Current ^{1,4}	V V 0V 5 0			5	Α
lsм	Pulsed Source Current ^{2,4}	V _G =V _D =0V , Force Current			10	Α
Vsp	Diode Forward Voltage ²	Vgs=0V , Is=1A , TJ=25°C			1.2	V
trr	Reverse Recovery Time			35		nS
Qrr	Reverse Recovery Charge	IF=2A , dI/dt=100A/μs , T _J =25°C		17		nC

Note:

- 1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2. The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%
- 3. The power dissipation is limited by 150°C junction temperature
- 4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.



Typical Characteristics




Fig.1 Typical Output Characteristics





Fig.3 Forward Characteristics of Reverse






Fig.2 On-Resistance vs. Gate-Source






Fig.4 Gate-Charge Characteristics










Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform







Fig.11 Gate Charge Waveform



PACKAGE MECHANICAL DATA








Symbol	Dimensions In Millimeters		Dimension	s In Inches
Syllibol	Min.	Max.	Min.	Max.
Α		1.800		0.071
A1	0.020	0.100	0.001	0.004
A2	1.500	1.700	0.059	0.067
b	0.660	0.840	0.026	0.033
b1	2.900	3.100	0.114	0.122
С	0.230	0.350	0.009	0.014
D	6.300	6.700	0.248	0.264
E	6.700	7.300	0.264	0.287
E1	3.300	3.700	0.130	0.146
е	2.300(BSC)	0.091	(BSC)
L	0.750		0.030	
θ	0°	10°	0°	10°

Suggested Pad Layout



Note:

- 1.Controlling dimension:in millimeters.
- 2.General tolerance:±0.050mm.
- 3. The pad layout is for reference purposes only.

REEL SPECIFICATION

P/N	PKG	QTY
5N10S-MS	SOT-223	2500



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MSKSEMI Semiconductor products described or contained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer'sproducts or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.