

PMS171B 8bit OTP MCU with 8-bit ADC Datasheet

Version 1.00 - Nov. 7, 2018

Copyright ${\scriptstyle ©}$ 2018 by PADAUK Technology Co., Ltd., all rights reserved



IMPORTANT NOTICE

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those which may involve potential risks of death, personal injury, fire or severe property damage.

PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.



Table of content

1.	Featu	res		8
	1.1.	Specia	I Features	8
	1.2.	System	n Features	8
	1.3.	CPU F	eatures	8
	1.4.	Packag	ge Information	8
2.	Gene	ral Des	cription and Block Diagram	9
3.	Pin D	efinitio	n and Functional Description	
4.	Devic	e Char	acteristics	
	4.1.	AC/DC	Device Characteristics	16
	4.2.	Absolu	te Maximum Ratings	18
	4.3.	Typical	I ILRC frequency vs. VDD	18
	4.4.	Typical	I IHRC frequency deviation vs. VDD (calibrated to 16MHz)	19
	4.5.	Typical	I ILRC Frequency vs. Temperature	19
	4.6.	Typical	I IHRC Frequency vs. Temperature (calibrated to 16MHz)	20
	4.7.	Typical	I operating current vs. VDD @ system clock = ILRC/n	20
	4.8.	Typical	I operating current vs. VDD @ system clock = IHRC/n	21
	4.9.	Typical	l operating current vs. VDD @ system clock = 4MHz EOSC / n	21
	4.10.	Typical	l operating current vs. VDD @ system clock = 32KHz EOSC / n	22
	4.11.	Typical	l operating current vs. VDD @ system clock = 1MHz EOSC / n	22
	4.12.	Typical	I IO driving current (I_{OH}) and sink current (I_{OL})	23
	4.13.	Typical	I IO input high/low threshold voltage (V $_{\rm IH}/V_{\rm IL})$	25
	4.14.	Typical	I resistance of IO pull high device	25
	4.15.	Typical	I resistance of IO pull Low device	26
	4.16.	Typical	I power down current (I_{PD}) and power save current (I_{PS})	26
	4.17.	Timing	charts for boot up conditions	27
5.	Funct	tional D	Description	
	5.1.	Progra	m Memory - OTP	28
	5.2.	Boot P	rocedure	28
	5.3.	Data N	lemory - SRAM	29
	5.4.	Oscilla	tor and clock	29
		5.4.1.	Internal High RC oscillator and Internal Low RC oscillator	29
		5.4.2.	Chip calibration	29
		5.4.3.	IHRC Frequency Calibration and System Clock	30
			External Crystal Oscillator	31
©C(opyright 2	2018, PADA	AUK Technology Co. Ltd Page 3 of 87 PDK-DS-PMS171B-EN_V100 -	Nov. 7, 2018



	5.4.5. System Clock and LVR level	
	5.4.6. System Clock Switching	
5.5.	Comparator	35
	5.5.1 Internal reference voltage (Vinternal R)	
	5.5.2 Using the comparator	
	5.5.3 Using the comparator and band-gap 1.20V	
5.6	16-bit Timer (Timer16)	40
5.7	8-bit Timer (Timer2/Timer3) with PWM generation	41
	5.7.1 Using the Timer2 to generate periodical wavefo	m43
	5.7.2 Using the Timer2 to generate 8-bit PWM wavefor	orm44
	5.7.3 Using the Timer2 to generate 6-bit / 7-bit PWM	waveform46
5.8	WatchDog Timer	47
5.9	Interrupt	48
5.10	Power-Save and Power-Down	50
	5.10.1 Power-Save mode ("stopexe")	50
	5.10.2 Power-Down mode ("stopsys")	51
	5.10.3 Wake-up	
5.11	IO Pins	
5.12	Reset and LVR	55
	5.12.1 Reset	55
	5.12.2 LVR reset	55
5.13	Analog-to-Digital Conversion (ADC) module	55
	5.13.1 The input requirement for AD conversion	
	5.13.2 Select the reference high voltage	57
	5.13.3 ADC clock selection	57
	5.13.4 Configure the analog pins	57
	5.13.5 Using the ADC	57
IO Re	egisters	
6.1.	ACC Status Flag Register (<i>flag</i>), IO address = 0x00	
6.2.		
6.3.	Clock Mode Register (<i>clkmd</i>), IO address = 0x03	
6.4.	Interrupt Enable Register (<i>inten</i>), IO address = 0x04	60
6.5.	Interrupt Request Register (<i>intrq</i>), IO address = 0x05	60
6.6.		
6.7.	Timer2 Bound Register (<i>tm2b</i>), IO address = 0x09	61
6.8.		
6.9.	Interrupt Edge Select Register (<i>integs</i>), IO address = 0	«0c62
	5.6 5.7 5.8 5.9 5.10 5.11 5.12 5.13 5.13 6.1. 6.2. 6.3. 6.4. 6.5. 6.6. 6.7. 6.8.	 5.4.6. System Clock Switching 5.5. Comparator 5.5.1 Internal reference voltage (V_{internal R}) 5.5.2 Using the comparator and band-gap 1.20V 5.5.3 Using the comparator and band-gap 1.20V 5.6 16-bit Timer (Timer16) 5.7 8-bit Timer (Timer2/Timer3) with PWM generation 5.7.1 Using the Timer2 to generate periodical wavefor 5.7.2 Using the Timer2 to generate 8-bit PWM wavefor 5.7.3 Using the Timer2 to generate 8-bit PWM wavefor 5.7.3 Using the Timer2 to generate 6-bit / 7-bit PWM wavefor 5.7.3 Using the Timer2 to generate 6-bit / 7-bit PWM wavefor 5.7.3 Using the Timer2 to generate 6-bit / 7-bit PWM wavefor 5.10 Power-Save and Power-Down 5.10.1 Power-Save mode ("stopsys") 5.10.2 Power-Down mode ("stopsys") 5.10.3 Wake-up 5.11 IO Pins 5.12 Reset and LVR 5.12.1 Reset 5.12.2 LVR reset 5.13 Analog-to-Digital Conversion (ADC) module 5.13.1 The input requirement for AD conversion 5.13.2 Select the reference high voltage 5.13.3 ADC clock selection 5.13.4 Configure the analog pins 5.13.5 Using the ADC IO Registers 6.1 ACC Status Flag Register (<i>flag</i>), IO address = 0x00 6.2 Stack Pointer Register (<i>sp</i>), IO address = 0x03 6.4 Interrupt Enable Register (<i>inten</i>), IO address = 0x04 6.5 Timer16 mode Register (<i>inten</i>), IO address = 0x05 6.6 Timer16 mode Register (<i>inten</i>), IO address = 0x06 6.8 External Oscillator setting Register (<i>eoscr</i>), IO address



	6.10.	Port A Digital Input Enable Register (<i>padier</i>), IO address = 0x0d	.62
	6.11.	Port B Digital Input Enable Register (<i>pbdier</i>), IO address = 0x0e	
	6.12.	Port A Data Register (<i>pa</i>), IO address = 0x10	.63
	6.13.	Port A Control Register (<i>pac</i>), IO address = 0x11	.63
	6.14.	Port A Pull-High Register (<i>paph</i>), IO address = 0x12	.63
	6.15.	Port B Data Register (<i>pb</i>), IO address = 0x14	.63
	6.16.	Port B Control Register (<i>pbc</i>), IO address = 0x15	.63
	6.17.	Port B Pull-High Register (<i>pbph</i>), IO address = 0x16	.63
	6.18.	Port B Pull Low Register (<i>pbpl</i>), IO address = 0x38	.63
	6.19.	Miscellaneous Register (<i>misc</i>), IO address = 0x17	.64
	6.20.	Comparator Control Register (<i>gpcc</i>), IO address = 0x18	.64
	6.21.	Comparator Selection Register (<i>gpcs</i>), IO address = 0x19	.65
	6.22.	Timer2 Control Register (<i>tm2c</i>), IO address = 0x1c	.65
	6.23.	Timer2 Counter Register (<i>tm2ct</i>), IO address = 0x1d	.65
	6.24.	Timer2 Scalar Register (<i>tm2s</i>), IO address = 0x1e	.66
	6.25.	Timer3 Control Register (<i>tm3c</i>), IO address = 0x32	.66
	6.26.	Timer3 Counter Register (<i>tm3ct</i>), IO address = 0x33	.66
	6.27.	Timer3 Scalar Register (<i>tm3s</i>), IO address = 0x34	.67
	6.28.	Timer3 Bound Register (<i>tm3b</i>), IO address = 0x3f	.67
	6.29.	ADC Control Register (adcc), IO address = 0x3b	.67
	6.30.	ADC Mode Register (<i>adcm</i>), IO address = 0x3c	.68
	6.31.	ADC Regulator Control Register (<i>adcrgc</i>), IO address = 0x3d	.68
	6.32.	ADC Result High Register (<i>adcr</i>), IO address = 0x3e	.68
7.	Instru	ictions	69
	7.1.	Data Transfer Instructions	.70
	7.2.	Arithmetic Operation Instructions	.72
	7.3.	Shift Operation Instructions	.74
	7.4.	Logic Operation Instructions	.75
	7.5.	Bit Operation Instructions	.77
	7.6.	Conditional Operation Instructions	.78
	7.7.	System control Instructions	.79
	7.8.	Summary of Instructions Execution Cycle	.81
	7.9.	Summary of affected flags by Instructions	.81
	7.10.	BIT definition	.81
8.	Code	Options	82
9	Sneci	ial Notes	83
0.	-000		



9.1.	Warnir	ıg	83
9.2.	Using	IC	83
	9.2.1.	IO pin usage and setting	83
	9.2.2.	Interrupt	84
	9.2.3.	System clock switching	84
	9.2.4.	Watchdog	85
	9.2.5.	TIMER time out	85
	9.2.6.	IHRC	85
	9.2.7.	LVR	86
	9.2.8.	Programming Writing	86
9.3	Using	CE	87



Revision History:

Revision	Date	Description			
0.00	2018/10/11	Preliminary version			
		1. Amend 1.1 Special Features			
1.00	2018/11/07	2. Amend Fig. 4: Hardware diagram of comparator			
		3. Amend 9.2.8 Programming Writing			



1. Features

1.1. Special Features

- General purpose OTP series
- Not supposed to use in AC RC step-down powered or high EFT requirement applications.
 PADAUK assumes no liability if such kind of applications can not pass the safety regulation tests.
- ◆ Operating temperature range: -20°C ~ 70°C

1.2. System Features

- ◆ 1.5KW OTP program memory
- 96 Bytes data RAM
- Clock sources: internal high RC oscillator, internal low RC oscillator and external crystal oscillator
- Band-gap circuit to provide 1.20V reference voltage
- One hardware 16-bit timer
- Two hardware 8-bit timers with PWM generation
- One hardware comparator
- Up to 11-channel 8-bit resolution ADC with one channel comes from band gap voltage
- Provide ADC reference high voltage: external input, internal V_{DD}
- ◆ Eight levels of LVR reset by code option: 4.0V, 3.5V, 3.0V, 2.75V, 2.5V, 2.2V, 2.0V, 1.8V
- Max. 14 IO pins with optional pull-high resistor, two of them with additional pull-low resistor
- ◆ PB0 provides NMOS and PB7 provides PMOS super large current output (typ. 135mA@V_{DD}=5.0V)
- Two selectable external interrupt pins by code option
- Every IO pin can be configured to enable wake-up function
- For every wake-up enabled IO, two optional wake-up speed are supported: normal and fast

1.3. CPU Features

- One processing unit operating mode
- ♦ 82 powerful instructions
- Most instructions are 1T execution cycle
- Programmable stack pointer to provide adjustable stack level
- Support direct and indirect addressing modes for data access. Data memories are available for use as an index pointer of Indirect addressing mode
- IO space and memory space are independent

1.4. Package Information


- PMS171B-S16: SOP16 (150mil)
- PMS171B-1J16A: QFN3*3-16pin (0.5pitch)
- PMS171B-S14: SOP14 (150mil)
- PMS171B-M10: MSOP10 (118mil)
- PMS171B-S08: SOP8 (150mil)
- PMS171B-U06: SOT23-6 (60mil)



2. General Description and Block Diagram


The PMS171B family is an ADC-Type, fully static, OTP-based CMOS 8-bit microcontroller. It employs RISC architecture and all the instructions are executed in one cycle except that some instructions are two cycles that handle indirect memory access.

1.5KW OTP program memory and 96 bytes data SRAM are inside, one up to 11 channels 8-bit ADC is built inside the chip with one channel for internal band-gap reference voltage. PMS171B also provides three hardware timers: one is 16-bit timer and two are 8-bit timers with PWM generation. PMS171B also supports one hardware comparator and two super large current outputs.






3. Pin Definition and Functional Description









Pin Name	Pin Type & Buffer Type	Description
PA7 / X1	IO ST / CMOS	 The functions of this pin can be: (1) Bit 7 of port A. It can be configured as digital input, two-state output with pull-high resistor by software independently. (2) X1 is Crystal XIN when crystal oscillator is used. If this pin is used for crystal oscillator, bit 7 of <i>padier</i> register must be programmed "0" to avoid leakage current. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 7 of <i>padier</i> register is "0".
PA6 / X2	IO ST / CMOS	 The functions of this pin can be: (1) Bit 6 of port A. It can be configured as digital input, two-state output with pull-high resistor by software independently. (2) X2 is Crystal XOUT when crystal oscillator is used. If this pin is used for crystal oscillator, bit 6 of <i>padier</i> register must be programmed "0" to avoid leakage current. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 6 of <i>padier</i> register is "0".
PA5 / IO (OD) PRSTB ST / CMOS		 The functions of this pin can be: (1) Bit 5 of port A. It can be configured as input or open-drain output pin. (2) Hardware reset. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 5 of <i>padier</i> register is "0". <u>Please put 33Ω resistor in series to have high noise immunity when this pin is in input mode.</u>
PA4 / AD9 / CIN+ / CIN1- / INT1A	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 4 of port A. It can be configured as digital input, two-state output with pull-high resistor by software independently. (2) Channel 9 of ADC analog input. (3) Plus input source of comparator. (4) Minus input source 1 of comparator. (5) External interrupt line 1A. It can be used as an external interrupt line 1. Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting. When this pin is configured as analog input, please use bit 4 of register <i>padier</i> to disable the digital input to prevent current leakage. The bit 4 of <i>padier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.



Pin Name	Pin Type & Buffer Type	Description
PA3 / AD8 / CIN0- / TM2PWM	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 3 of port A. It can be configured as digital input, two-state output with pull-high resistor independently by software. (2) Channel 8 of ADC analog input. (3) Minus input source 0 of comparator. (4) PWM output from Timer2. When this pin is configured as analog input, please use bit 3 of register <i>padier</i> to disable the digital input to prevent current leakage. The bit 3 of <i>padier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.
PA0 / AD10 / CO / INT0	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 0 of port A. It can be configured as digital input, two-state output with pull-high resistor independently by software. (2) Channel 10 of ADC analog input. (3) Output of comparator. (4) External interrupt line 0. It can be used as an external interrupt line 0. Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting. The bit 0 of <i>padier</i> register can be set to "0" to disable wake-up from power-down by toggling this pin.
PB7 / AD7 / CIN5- / TM3PWM	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 7 of port B. It can be configured as digital input, two-state output with pull-high resistor independently by software. (2) Channel 7 of ADC analog input. (3) Minus input source 5 of comparator. (4) PWM output from Timer3. When this pin is configured as analog input, please use bit 7 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 7 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.
PB6 / AD6 / CIN4- / TM3PWM	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 6 of port B. It can be configured as digital input, two-state output with pull-high / pull-low resistor independently by software. (2) Channel 6 of ADC analog input. (3) Minus input source 4 of comparator. (4) PWM output from Timer3. When this pin is configured as analog input, please use bit 6 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 6 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.



Pin Name Pin Type & Buffer Type		Description
PB5 / AD5 / TM3PWM / INT0A	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 5 of port B. It can be configured as digital input, two-state output with pull-high resistor independently by software. (2) Channel 5 of ADC analog input. (3) PWM output from Timer3. (4) External interrupt line 0A. It can be used as an external interrupt line 0. Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting. When this pin is configured as analog input, please use bit 5 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 5 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.
PB4 / AD4 / TM2PWM	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 4 of port B. It can be configured as digital input, two-state output with pull-high resistor independently by software. (2) Channel 4 of ADC analog input. (3) PWM output from Timer2. When this pin is configured as analog input, please use bit 4 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 4 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.
IO PB3 / ST / AD3 CMOS / Analog		 The functions of this pin can be: (1) Bit 3 of port B. It can be configured as digital input, two-state output with pull-high / pull-low resistor independently by software. (2) Channel 3 of ADC analog input. When this pin is configured as analog input, please use bit 3 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 3 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.
IO PB2 / ST / AD2 / CMOS / TM2PWM Analog		 The functions of this pin can be: (1) Bit 2 of port B. It can be configured as digital input, two-state output with pull-high resistor independently by software. (2) Channel 2 of ADC analog input. (3) PWM output from Timer2. When this pin is configured as analog input, please use bit 2 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 2 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.



Pin Name	Pin Type & Buffer Type	Description
PB1 / AD1 / Vref	IO ST / CMOS / Analog	 The functions of this pin can be: (1) Bit 1 of port B. It can be configured as digital input, two-state output with pull-high resistor independently by software. (2) Channel 1 of ADC analog input. (3) External reference high voltage for ADC. When this pin is configured as analog input, please use bit 1 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 1 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.
PB0 / TM2PWM / INT1	 IO (OD) ST / CMOS ID (OD) ID ID (OD)	
VDD / AVDD	VDD / AVDD	VDD: Digital positive power AVDD: Analog positive power VDD is the IC power supply while AVDD is the ADC power supply. AVDD and VDD are double bonding internally and they have the same external pin.
GND / AGND	GND / AGND	GND: Digital negative power AGND: Analog negative power GND is the IC ground pin while AGND is the ADC ground pin. AGND and GND are double bonding internally and they have the same external pin.
•	out/Output; ST : CMOS voltag	Schmitt Trigger input; OD : Open Drain; Analog : Analog input pin; e level



4. Device Characteristics

4.1. AC/DC Device Characteristics

All data are acquired under the conditions of V_{DD}=5.0V, f_{SYS} =2MHz unless noted.

Symbol	Description	Min	Тур.	Max	Unit	Conditions (Ta=25°C)
V _{DD}	Operating Voltage	1.8*	5.0	5.5	V	* Subject to LVR tolerance
LVR%	Low Voltage Reset Tolerance	-5		5	%	
	System clock (CLK)* = IHRC/2	0		8M		$V_{DD} \ge 3.0V$
feve	IHRC/4	0		4M	Hz	$V_{DD} \ge 0.0V$ $V_{DD} \ge 2.2V$
LVR% f _{SYS} I _{OP} I _{PD} V _{IL} V _{IH} I _{OL} I _{OL}	IHRC/8	0		2M		$V_{DD} \ge 1.8V$
	ILRC		50K			$V_{DD} = 5.0V$
I _{OP}	Operating Current		0.7 35		mA uA	f _{SYS} =IHRC/16=1MIPS@5.0V f _{SYS} =ILRC=50KHz@3.3V
	Power Down Current		1		uA	f_{SYS} = 0Hz, V_{DD} =5.0V
I _{PD}	(by stopsys command)		0.6		uA	f_{SYS} = 0Hz, V_{DD} =3.3V
	Power Save Current					$V_{DD} = 5.0V; f_{SYS} = ILRC$
I _{PS}	(by stopexe command)		3		uA	Only ILRC module is enabled.
		0		0.1 V _{DD}		PA5
VIL	Input low voltage for IO lines	0		0.2 V _{DD}	V	other IO
		0.8 V _{DD}		V _{DD}		PA5
VIH	Input high voltage for IO lines	0.7 V _{DD}		V _{DD}	V	other IO
) D lines sinl			
	PB0		135			
la.	PB4, PB5 (normal)		16			
IOL	PB4, PB5 (strong)		38		mA	V_{DD} =5.0V, V_{OL} =0.5V
	others		16			
	IO lines drive current					
	PA5, PB0		0			
I _{OH}	PB4, PB5 (normal)		6		mA	
	PB4, PB5 (strong)		20			V _{DD} =5.0V, V _{OH} =4.5V
	PB7		135			
	others		6			
-	Input voltage	-0.3		V _{DD} +0.3	V	
I _{INJ (PIN)}	Injected current on pin			1	mA	V_{DD} +0.3 \geq V_{IN} \geq -0.3
			100			$V_{DD} = 5.0 V$
R_{PH}	Pull-high Resistance		200		KΩ	V _{DD} =3.3V
			450			V _{DD} =2.2V
			100			V _{DD} =5.0V
R_{PL}	Pull-Low Resistance		200		KΩ	V _{DD} =3.3V
			350			V _{DD} =2.2V
	Dand son Deference Malter	4 4 4 5 *	4 00*	4.055*	\ <i>\</i>	V _{DD} =1.8V ~ 5.5V
V _{BG}	Band-gap Reference Voltage	1.145*	1.20*	1.255*	V	-20°C <ta<70°c*< td=""></ta<70°c*<>



Symbol	Description	Min	Тур	Max	Unit	Conditions (Ta=25°C)
V _{POR}	Power On Reset Voltage		1.8		V	* Subject to LVR tolerance
		15.76*		16.24*		25°C, V _{DD} =2.0V~5.5V
	- (11)50 (45.00*		16.80*		V _{DD} =2.0V~5.5V,
f _{IHRC}	Frequency of IHRC after	15.20*	16*		MHz	0°C <ta<70°c*< td=""></ta<70°c*<>
	calibration *	40.00*		40.40*		V _{DD} =1.8V~5.5V,
		13.60*		18.40*		0°C <ta<70°c*< td=""></ta<70°c*<>
t _{INT}	Interrupt pulse width	30	-	-	ns	$V_{DD} = 5.0 V$
V _{ADC}	ADC Input Voltage	0	-	V _{DD}	V	
ADrs	ADC resolution	-	8		bit	
	ADC surrent consumption		0.9		mA	@5V
ADcs	ADC current consumption	-	0.8	-		@3V
ADclk	ADC clock period	-	2	-	us	1.8V ~ 5.5V
	ADC conversion time					
t _{ADCONV}	$(T_{ADCLK}$ is the period of the	-	15	-	T _{ADCLK}	8-bit resolution
	selected AD conversion clock)					
AD DNL	ADC Differential NonLinearity		±2*		LSB	
AD INL	ADC Integral NonLinearity		±4*		LSB	
ADos	ADC offset*		± 5*		mV	@ V _{DD} =3V
V _{DR}	RAM data retention voltage*	1.5			V	in stop mode
			8k			misc[1:0]=00 (default)
			16k		-	misc[1:0]=01
t _{WDT}	Watchdog timeout period		64k		T _{ILRC}	misc[1:0]=10
			256k			misc[1:0]=11
	Wake-up time period for fast					
	wake-up		45		T _{ILRC}	Where T _{ILRC} is the time period of ILRC
t _{WUP}	•					
	Wake-up time period for normal		3000			
	wake-up					
	System boot-up period from		55		ms	V _{DD} =5V
t _{SBP}	power-on for Normal boot-up					
	System boot-up period from		820		us	V _{DD} =5V
	power-on for Fast boot-up	400				
t _{RST}	External reset pulse width	120			us	@ V _{DD} =5V
CPos	Comparator offset*	-	±10	±20	mV	
CPcm	Comparator input common mode*	0		V _{DD} -1.5	V	
CPspt	Comparator response time**		100	500	ns	Both Rising and Falling
-					-	
CPmc	Stable time to change		2.5	7.5	us	
	comparator mode					
CPcs	Comparator current consumption		20		uA	$V_{DD} = 3.3V$


*These parameters are for design reference, not tested for each chip.

©Copyright 2018, PADAUK Technology Co. Ltd




4.2. Absolute Maximum Ratings

4.3. Typical ILRC frequency vs. VDD






4.4. Typical IHRC frequency deviation vs. VDD (calibrated to 16MHz)




4.5. Typical ILRC Frequency vs. Temperature






4.6. Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)



4.7. Typical operating current vs. VDD @ system clock = ILRC/n

Conditions:

ON: Band-gap, LVR, ILRC; **OFF**: IHRC, EOSC, T16, TM2, TM3, ADC modules; **IO**: PA0:0.5Hz output toggle and no loading, **others**: input and no floating






4.8. Typical operating current vs. VDD @ system clock = IHRC/n

Conditions:


ON: Band-gap, LVR, IHRC; OFF: ILRC, EOSC, LVR, T16, TM2, TM3, ADC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



4.9. Typical operating current vs. VDD @ system clock = 4MHz EOSC / n Conditions:

ON: Band-gap, LVR, EOSC, MISC.6 = 1; **OFF**: IHRC, ILRC, T16, TM2, TM3, ADC modules; **IO**: PA0:0.5Hz output toggle and no loading, **others**: input and no floating






4.10.Typical operating current vs. VDD @ system clock = 32KHz EOSC / n

Conditions:

ON: Band-gap, LVR, EOSC, MISC.6 = 1; OFF: IHRC, ILRC, T16, TM2, TM3, ADC modules;


IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



4.11.Typical operating current vs. VDD @ system clock = 1MHz EOSC / n


Conditions:

ON: Band-gap, LVR, EOSC, MISC.6 = 1; **OFF**: IHRC, ILRC, T16, TM2, TM3, ADC modules; IO: PA0:0.5Hz output toggle and no loading, others: input and no floating







4.12. Typical IO driving current (I_{OH}) and sink current (I_{OL})













4.13. Typical IO input high/low threshold voltage (V_{IH}/V_{IL})




4.14. Typical resistance of IO pull high device







4.15. Typical resistance of IO pull Low device




4.16. Typical power down current (IPD) and power save current (IPS)







4.17. Timing charts for boot up conditions





5. Functional Description

5.1. Program Memory - OTP

The OTP (One Time Programmable) program memory is used to store the program instructions to be executed. The OTP program memory may contains the data, tables and interrupt entry. After reset, the initial address 0x000 is reserved for system using, so the program will start from 0x001 which is GOTO FPPA0 instruction usually. The interrupt entry is 0x10 if used, the last 24 addresses are reserved for system using, like checksum, serial number, etc. The OTP program memory for PMS171B is 1.5Kx14 bit that is partitioned as Table 1. The OTP memory from address "0x5E8 to 0x5FF" is for system using, address space from "0x002 to 0x00F" and from "0x011 to 0x5E7" are user program spaces.

Address	Function			
0x000	System Using			
0x001	GOTO FPPA0 instruction			
0x002	User program			
•	•			
0x00F	User program			
0x010	Interrupt entry address			
0x011	User program			
•	•			
0x5E7	User program			
0x5E8	System Using			
•	•			
0x5FF	System Using			

Table 1: Program Memory Organization

5.2. Boot Procedure

POR (Power-On-Reset) is used to reset PMS171B when power up. The boot up time can be optional fast or normal. Customer must ensure the stability of supply voltage after power up no matter which option is chosen, the power up sequence is shown in the Fig. 1 and t_{SBP} is the boot up time.

Please noted, during Power-On-Reset, the V_{DD} must go higher than V_{POR} to boot-up the MCU.




Fig. 1: Power-Up Sequence



5.3. Data Memory - SRAM

The access of data memory can be byte or bit operation. Besides data storage, the SRAM data memory is also served as data pointer of indirect access method and the stack memory.

The stack memory is defined in the data memory. The stack pointer is defined in the stack pointer register; the depth of stack memory of each processing unit is defined by the user. The arrangement of stack memory fully flexible and can be dynamically adjusted by the user.

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. Since the data width is 8-bit, all the 96 bytes data memory of PMS171B can be accessed by indirect access mechanism.

5.4. Oscillator and clock

There are three oscillator circuits provided by PMS171B: external crystal oscillator (EOSC), internal high RC oscillator (IHRC) and internal low RC oscillator (ILRC), and these three oscillators are enabled or disabled by registers eoscr.7, clkmd.4 and clkmd.2 independently. User can choose one of these three oscillators as system clock source and use *clkmd* register to target the desired frequency as system clock to meet different applications.

Oscillator Module	Enable/Disable
EOSC	eoscr.7
IHRC	clkmd.4
ILRC	clkmd.2

Table 2: Three oscillation circuits

5.4.1. Internal High RC oscillator and Internal Low RC oscillator

After boot-up, the IHRC and ILRC oscillators are enabled. The frequency of IHRC can be calibrated to eliminate process variation by *ihrcr* register; normally it is calibrated to 16MHz. Please refer to the measurement chart for IHRC frequency verse V_{DD} and IHRC frequency verse temperature. The frequency of ILRC will vary by process, supply voltage and temperature, please refer to DC specification and do not use for accurate timing application.

5.4.2. Chip calibration

The IHRC frequency and band-gap reference voltage may be different chip by chip due to manufacturing variation, PMS171B provide the IHRC frequency calibration to eliminate this variation, and this function can be selected when compiling user's program and the command will be inserted into user's program automatically. The calibration command is shown as below:

.ADJUST_IC SYSCLK=IHRC/(p1), IHRC=(p2)MHz, V_{DD}=(p3)V;

Where, **p1**=2, 4, 8, 16, 32; In order to provide different system clock.

p2=14 ~ 18; In order to calibrate the chip to different frequency, 16MHz is the usually one. **p3**=2.5 ~ 5.5; In order to calibrate the chip under different supply voltage.



5.4.3. IHRC Frequency Calibration and System Clock

During compiling the user program, the options for IHRC calibration and system clock are shown as Table 3:

SYSCLK	CLKMD	IHRCR	Description
 Set IHRC / 2 	= 34h (IHRC / 2)	Calibrated	IHRC calibrated to 16MHz, CLK=8MHz (IHRC/2)
 Set IHRC / 4 	= 14h (IHRC / 4)	Calibrated	IHRC calibrated to 16MHz, CLK=4MHz (IHRC/4)
 Set IHRC / 8 	= 3Ch (IHRC / 8)	Calibrated	IHRC calibrated to 16MHz, CLK=2MHz (IHRC/8)
 Set IHRC / 16 	= 1Ch (IHRC / 16)	Calibrated	IHRC calibrated to 16MHz, CLK=1MHz (IHRC/16)
 Set IHRC / 32 	= 7Ch (IHRC / 32)	Calibrated	IHRC calibrated to 16MHz, CLK=0.5MHz (IHRC/32)
○ Set ILRC	= E4h (ILRC / 1)	Calibrated	IHRC calibrated to 16MHz, CLK=ILRC
 Disable 	No change	No Change	IHRC not calibrated, CLK not changed

Table 3: Options for IHRC Frequency Calibration

Usually, .ADJUST_IC will be the first command after boot up, in order to set the target operating frequency whenever starting the system. The program code for IHRC frequency calibration is executed only one time that occurs in writing the codes into OTP memory; after then, it will not be executed again. If the different option for IHRC calibration is chosen, the system status is also different after boot. The following shows the status of PMS171B for different option:

(1) .ADJUST_IC SYSCLK=IHRC/2, IHRC=16MHz, V_{DD}=5V

After boot up, CLKMD = 0x34:

- IHRC frequency is calibrated to 16MHz@V_{DD}=5V and IHRC module is enabled
- ♦ System CLK = IHRC/2 = 8MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

(2) .ADJUST_IC SYSCLK=IHRC/4, IHRC=16MHz, V_{DD}=3.3V

After boot up, CLKMD = 0x14:

- ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=3.3V and IHRC module is enabled
- ♦ System CLK = IHRC/4 = 4MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

(3) .ADJUST_IC SYSCLK=IHRC/8, IHRC=16MHz, V_{DD}=2.5V

After boot up, CLKMD = 0x3C:

- IHRC frequency is calibrated to 16MHz@V_{DD}=2.5V and IHRC module is enabled
- ♦ System CLK = IHRC/8 = 2MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

(4) .ADJUST_IC SYSCLK=IHRC/16, IHRC=16MHz, V_{DD}=2.5V

After boot up, CLKMD = 0x1C:

- IHRC frequency is calibrated to 16MHz@V_{DD}=2.5V and IHRC module is enabled
- ◆ System CLK = IHRC/16 = 1MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode



(5) .ADJUST_IC SYSCLK=IHRC/32, IHRC=16MHz, V_{DD}=5V

After boot up, CLKMD = 0x7C:

- ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=5V and IHRC module is enabled
- ♦ System CLK = IHRC/32 = 500KHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

(6) .ADJUST_IC SYSCLK=ILRC, IHRC=16MHz, V_{DD}=5V

After boot up, CLKMD = 0XE4:

- ♦ IHRC frequency is calibrated to 16MHz@V_{DD}=5V and IHRC module is disabled
- ♦ System CLK = ILRC
- Watchdog timer is disabled, ILRC is enabled, PA5 is input mode

(7) .ADJUST_IC DISABLE

After boot up, CLKMD is not changed (Do nothing):

- IHRC is not calibrated and IHRC module is disabled
- ♦ System CLK = ILRC or IHRC/64
- Watchdog timer is enabled, ILRC is enabled, PA5 is in input mode

5.4.4. External Crystal Oscillator

If crystal oscillator is used, a crystal or resonator is required between X1 and X2. Fig. 2 shows the hardware connection under this application; the range of operating frequency of crystal oscillator can be from 32 KHz to 4MHz, depending on the crystal placed on; higher frequency oscillator than 4MHz is NOT supported.




Fig. 2: Connection of crystal oscillator

Besides crystal, external capacitor and options of PMS171B should be fine tuned in *eoscr* (0x0b) register to have good sinusoidal waveform. The *eoscr*.7 is used to enable crystal oscillator module, *eoscr*.6 and *eoscr*.5 are used to set the different driving current to meet the requirement of different frequency of crystal oscillator:

- *eoscr*.[6:5]=01 : Low driving capability, for lower frequency, ex: 32KHz crystal oscillator
- eoscr.[6:5]=10 : Middle driving capability, for middle frequency, ex: 1MHz crystal oscillator
- *eoscr*.[6:5]=11 : High driving capability, for higher frequency, ex: 4MHz crystal oscillator



Table 4 shows the recommended values of C1 and C2 for different crystal oscillator; the measured start-up time under its corresponding conditions is also shown. Since the crystal or resonator had its own characteristic, the capacitors and start-up time may be slightly different for different type of crystal or resonator, please refer to its specification for proper values of C1 and C2.

Frequency	C1	C2	Measured Start-up time	Conditions
4MHz	4.7pF	4.7pF	6ms	(eoscr[6:5]=11, misc.6=0)
1MHz	10pF	10pF	11ms	(eoscr[6:5]=10, misc.6=0)
32KHz	22pF	22pF	450ms	(eoscr[6:5]=01, misc.6=0)

Table 4: Recommend values of C1 and C2 for crystal and resonator oscillators

When using the crystal oscillator, user must pay attention to the stable time of oscillator after enabling it, the stable time of oscillator will depend on frequency, crystal type, external capacitor and supply voltage. Before switching the system to the crystal oscillator, user must make sure the oscillator is stable; the reference program is shown as below:

void {	FPPA0 (void)	
•	. ADJUST_IC SYSCLK=IHRC/16, IHF	RC=16MHz, V _{DD} =5V
\$	EOSCR Enable, 4MHz;	// EOSCR = 0b110_00000;
\$	T16M EOSC, /1, BIT13;	// T16 receive 2^14=16384 clocks of crystal EOSC // Intrq.T16 =>1, crystal EOSC Is stable
	WORD	
	Intrq.T16 = 0;do	
	<pre>{ nop; }while(!Intrq.T16);</pre>	// count fm 0x0000 to 0x2000, then set INTRQ.T16
	clkmd= 0xB4;	// switch system clock to EOSC;
	clkmd.4=0;	// close IHRC

Please notice that the crystal oscillator should be fully turned off before entering the power-down mode, in order to avoid unexpected wakeup event.



5.4.5. System Clock and LVR level

The clock source of system clock comes from EOSC, IHRC and ILRC, the hardware diagram of system clock in the PMS171B is shown as Fig. 3.




Fig. 3: Options of System Clock

User can choose different operating system clock depends on its requirement; the selected operating system clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be selected during compilation, and the lowest LVR levels can be chosen for different operating frequencies. Please refer to Section 4.1.



5.4.6. System Clock Switching

After IHRC calibration, user may want to switch system clock to a new frequency or may switch system clock at any time to optimize the system performance and power consumption. Basically, the system clock of PMS171B can be switched among IHRC, ILRC and EOSC by setting the *clkmd* register at any time; system clock will be the new one after writing to *clkmd* register immediately. <u>Please notice that the original clock module can NOT</u> be turned off at the same time as writing command to *clkmd* register. The examples are shown as below and more information about clock switching, please refer to the "Help" -> "Application Note" -> "IC Introduction" -> "Register Introduction" -> CLKMD".

Case 1: Switching system clock from ILRC to IHRC/2

			//	system clock is ILRC
CLKMD	=	0x34;	//	switch to IHRC/2, ILRC <u>CAN NOT</u> be disabled here
CLKMD.2	=	0;	//	ILRC <u>CAN</u> be disabled at this time

Case 2: Switching system clock from ILRC to EOSC

			//	system clock is ILRC
CLKMD	=	0xA6 ;	//	switch to IHRC, ILRC CAN NOT be disabled here
CLKMD.2	=	0;	//	ILRC <u>CAN</u> be disabled at this time

Case 3: Switching system clock from IHRC/2 to ILRC

			//	system clock is IHRC/2
CLKMD	=	0xF4;	//	switch to ILRC, IHRC CAN NOT be disabled here
CLKMD.4	=	0;	//	IHRC <u>CAN</u> be disabled at this time

Case 4: Switching system clock from IHRC/2 to EOSC

			//	system clock is IHRC/2
CLKMD	=	0XB0;	//	switch to EOSC, IHRC CAN NOT be disabled here
CLKMD.4	=	0;	//	IHRC <u>CAN</u> be disabled at this time

Case 5: Switching system clock from IHRC/2 to IHRC/4

			//	system clock is IHRC/2, ILRC is enabled here
CLKMD	=	0X14;	//	switch to IHRC/4

<u>Case 6</u>: System may hang if it is to switch clock and turn off original oscillator at the same time

			//	syste m clock is ILRC
CLKMD	=	0x30;	//	CAN NOT switch clock from ILRC to IHRC/2 and
				turn off ILRC oscillator at the same time



5.5. Comparator

One hardware comparator is built inside the PMS171B; Fig. 4 shows its hardware diagram. It can compare signals between two pins or with either internal reference voltage V_{internal R} or internal band-gap reference voltage. The two signals to be compared, one is the plus input and the other one is the minus input. For the minus input of comparator can be PA3, PA4, Internal band-gap 1.20 volt, PB6, PB7 or V_{internal R} selected by bit [3:1] of gpcc register, and the plus input of comparator can be PA4 or V_{internal R} selected by bit 0 of gpcc register. The output result can be enabled to output to PA0 directly, or sampled by Time2 clock (TM2_CLK) which comes from Timer2 module. The output can be also inversed the polarity by bit 4 of *gpcc* register, the comparator output can be used to request interrupt service.




Fig. 4: Hardware diagram of comparator



5.5.1 Internal reference voltage (V_{internal R})

The internal reference voltage $V_{internal R}$ is built by series resistance to provide different level of reference voltage, bit 4 and bit 5 of *gpcs* register are used to select the maximum and minimum values of $V_{internal R}$ and bit [3:0] of *gpcs* register are used to select one of the voltage level which is deivided-by-16 from the defined maximum level to minimum level. Fig. 5 to Fig. 8 shows four conditions to have different reference voltage $V_{internal R}$. By setting the *gpcs* register, the internal reference voltage $V_{internal R}$ can be ranged from $(1/32)^*V_{DD}$ to $(3/4)^*V_{DD}$.




Fig. 5: V_{internal R} hardware connection if gpcs.5=0 and gpcs.4=0




Fig. 6: V_{internal R} hardware connection if gpcs.5=0 and gpcs.4=1






Fig. 7: V_{internal R} hardware connection if gpcs.5=1 and gpcs.4=0




Fig. 8: V_{internal R} hardware connection if gpcs.5=1 and gpcs.4=1



5.5.2 Using the comparator

<u>Case 1:</u>

Choosing PA3 as minus input and $V_{internal R}$ with $(18/32)^*V_{DD}$ voltage level as plus input. $V_{internal R}$ is configured as the above Figure "gpcs[5:4] = 2b'00" and gpcs [3:0] = 4b'1001 (n=9) to have $V_{internal R} = (1/4)^*V_{DD} + [(9+1)/32]^*V_{DD} = [(9+9)/32]^*V_{DD} = (18/32)^*V_{DD}$.

gpcs = 0b1_0_00_1001;	// $V_{internal R} = V_{DD}^{*}(18/32)$
gpcc = 0b1_0_0_000_0;	// enable comp, - input: PA3, + input: V _{internal R}
padier =0bxxxx_0_xxx;	// disable PA3 digital input to prevent leakage current

or

\$ GPCS V_{DD}*18/32; \$ GPCC Enable, N_PA3, P_R; // - input: N_xx - + input: P_R(V_{internal R}) PADIER = 0bxxxx_0_xxx;

<u>Case 2:</u>

Choosing V_{internal R} as minus input with $(22/40)^*V_{DD}$ voltage level and PA4 as plus input, the comparator result will be inversed and then output to PA0. V_{internal R} is configured as the above Figure "gpcs[5:4] = 2b'10" and gpcs [3:0] = 4b'1101 (n=13) to have V_{internal R} = $(1/5)^*V_{DD} + [(13+1)/40]^*V_{DD} = [(13+9)/40]^*V_{DD} = (22/40)^*V_{DD}$.

gpcs = 0b1_0_10_1101;	// output to PA0, $V_{internal R} = V_{DD}^*(22/40)$
gpcc = 0b1_0_0_1_011_1;	// Inverse output, - input: V _{internal R} , + input: PA4
<pre>padier = 0bxxx_0_xxxx;</pre>	// disable PA4 digital input to prevent leakage current

```
or
```

```
$ GPCS Output, V<sub>DD</sub>*22/40;
$ GPCC Enable, Inverse, N_R, P_PA4; // - input: N_R(V<sub>internal R</sub>) - + input: P_xx
PADIER = 0bxxx_0_xxxx;
```

Note: When selecting output to PA0 output, GPCS will affect the PA3 output function in ICE. Though the IC is fine, be careful to avoid this error during emulation.



5.5.3 Using the comparator and band-gap 1.20V

The internal band-gap module can provide 1.20 volt, it can measure the external supply voltage level. The band-gap 1.20 volt is selected as minus input of comparator and $V_{internal R}$ is selected as plus input, the supply voltage of $V_{internal R}$ is VDD, the V_{DD} voltage level can be detected by adjusting the voltage level of $V_{internal R}$ to compare with band-gap. If N (gpcs[3:0] in decimal) is the number to let $V_{internal R}$ closest to band-gap 1.20 volt, the supply voltage VDD can be calculated by using the following equations:

For using Case 1:	$V_{DD} = [32 / (N+9)] * 1.20 \text{ volt};$
For using Case 2:	V_{DD} = [24 / (N+1)] * 1.20 volt ;
For using Case 3:	$V_{DD} = [40 / (N+9)] * 1.20 \text{ volt};$
For using Case 4:	V _{DD} = [32 / (N+1)] * 1.20 volt ;

<u>Case 1:</u>

\$ GPCS V _{DD} *12/40;	//	4.0V * 12/40 = 1.2V
\$ GPCC Enable, BANDGAP, P_R;	//	- input: BANDGAP, + input: P_R(V _{internal R})
if (GPC_Out)	//	or GPCC.6
{	//	when V_{DD} > 4V
}		
else		
{	//	when $V_{DD} < 4V$
}		



5.6 16-bit Timer (Timer16)

A 16-bit hardware timer (Timer16) is implemented in the PMS171B, the clock sources of Timer16 may come from system clock (CLK), clock of external crystal oscillator (EOSC), internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), PA4 and PA0, a multiplex is used to select clock output for the clock source. Before sending clock to the counter16, a pre-scaling logic with divided-by-1, 4, 16, and 64 is used for wide range counting.

The 16-bit counter performs up-counting operation only, the counter initial values can be stored from memory by *stt16* instruction and the counting values can be loaded to memory by *ldt16* instruction. A selector is used to select the interrupt condition of Timer16, whenever overflow occurs, the Timer16 interrupt can be triggered. The hardware diagram of Timer16 is shown as Fig. 9. The interrupt source of Timer16 comes from one of bit 8 to 15 of 16-bit counter, and the interrupt type can be rising edge trigger or falling edge trigger which is specified in the bit 4 of *integs* register (IO address 0x0C).




Fig. 9: Hardware diagram of Timer16

When using the Timer16, the syntax for Timer16 has been defined in the .INC file. There are three parameters to define the Timer16; 1st parameter is used to define the clock source of Timer16, 2nd parameter is used to define the pre-scalar and the last one is to define the interrupt source. The detail description is shown as below:

\$ 7~5: STOP, SYSCLK, X, PA4_F, IHRC, EOSC, ILRC, PA0_F // 1 st	oar.
\$ 4~3:/1, /4, /16, /64 // 2 nd	par.
\$ 2~0: BIT8, BIT9, BIT10, BIT11, BIT12, BIT13, BIT14, BIT15 // 3 rd	oar.



User can define the parameters of T16M based on system requirement, some examples are shown below and more examples please refer to "Help \rightarrow Application Note \rightarrow IC Introduction \rightarrow Register Introduction \rightarrow T16M" in IDE utility.

\$ T16M SYSCLK, /64, BIT15;

// choose (SYSCLK/64) as Timer16 clock source, every 2^16 clock to set INTRQ.2=1
// if using System Clock = IHRC / 2 = 8 MHz
// SYSCLK/64 = 8 MHz/64 = 125KHz, about every 512 mS to generate INTRQ.2=1

\$ T16M EOSC, /1, BIT13;

// choose (EOSC/1) as Timer16 clock source, every 2^14 clocks to generate INTRQ.2=1 // if EOSC=32768 Hz, 32768 Hz/(2^14) = 2Hz, every 0.5S to generate INTRQ.2=1

\$ T16M PA0_F, /1, BIT8;

// choose PA0 as Timer16 clock source, every 2^9 to generate INTRQ.2=1 // receiving every 512 times PA0 to generate INTRQ.2=1

\$ T16M STOP;

// stop Timer16 counting

If Timer16 is operated at free running, the frequency of interrupt can be described as below:

$F_{INTRQ_{T16M}} = F_{clock \ source} \div P \div 2^{n+1}$

Where, F is the frequency of selected clock source to Timer16;

P is the selection of t16m [4:3]; (1, 4, 16, 64)

N is the nth bit selected to request interrupt service, for example: n=10 if bit 10 is selected.

5.7 8-bit Timer (Timer2/Timer3) with PWM generation

Two 8-bit hardware timers (Timer2 and Timer3) with PWM generation are implemented in the PMS171B. The following descriptions thereinafter are for Timer2 only. It is because Timer3 have same structure with Timer2. Please refer to Fig. 10 shown the hardware diagram of Timer2, the clock sources of Timer2 may come from system clock, internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), external crystal oscillator (EOSC), PA0, PB0, PA4 and comparator result. Bit [7:4] of register *tm2c* is used to select the clock of Timer2. If IHRC is selected for Timer2 clock source, the clock sent to Timer2 will keep running when using ICE in halt state. The output of Timer2 can be sent to pin PB2(or PB0 by option code), PA3 or PB4, depending on bit [3:2] of *tm2c* register. A clock pre-scaling module is provided with divided-by-1, 4, 16, and 64 options, controlled by bit [6:5] of *tm2s* register; one scaling module with divided-by-1~31 is also provided and controlled by bit [4:0] of *tm2s* register. In conjunction of pre-scaling function and scaling function, the frequency of Timer2 clock (TM2_CLK) can be wide range and flexible.



The Timer2 counter performs 8-bit up-counting operation only; the counter values can be set or read back by *tm2ct* register. The 8-bit counter will be clear to zero automatically when its values reach for upper bound register, the upper bound register is used to define the period of timer or duty of PWM. There are two operating modes for Timer2: period mode and PWM mode; period mode is used to generate periodical output waveform or interrupt event; PWM mode is used to generate PWM output waveform with optional 6-bit to 8-bit PWM resolution, Fig. 11 shows the timing diagram of Timer2 for both period mode and PWM mode.




Fig. 10: Timer2 hardware diagram

The output of Timer3 can be sent to pin PB5, PB6 or PB7.




Fig. 11: Timing diagram of Timer2 in period mode and PWM mode (tm2c.1=1)



A Code Option GPC_PWM is for the applications which need the generated PWM waveform to be controlled by the comparator result. If the Code Option GPC_PWM is selected, the PWM output stops while the comparator output is 1 and then the PWM output turns on while the comparator output goes back to 0, as shown in Fig. 12.




Fig. 12: Comparator controls the output of PWM waveform

5.7.1 Using the Timer2 to generate periodical waveform

If periodical mode is selected, the duty cycle of output is always 50%; its frequency can be summarized as below:

Frequency of Output = $Y \div [2 \times (K+1) \times S1 \times (S2+1)]$

Where,	Y = tm2c[7:4] : frequency of selected clock source
	K = tm2b[7:0] : bound register in decimal
	S1 = tm2s[6:5] : pre-scalar (1, 4, 16, 64)
	S2 = tm2s[4:0] : scalar register in decimal $(1 \sim 31)$
Example 1:	
	tm2c = 0b0001_1000, Y=8MHz
	tm2b = 0b0111_1111, K=127
	tm2s = 0b0000_00000, S1=1, S2=0
	→ frequency of output = 8MHz ÷ [2 × (127+1) × 1 × (0+1)] = 31.25KHz

Example 2:

tm2c = 0b0001_1000, Y=8MHz
tm2b = 0b0111_1111, K=127
tm2s[7:0] = 0b0111_11111, S1=64 , S2 = 31
→ frequency = 8MHz ÷ (2 × (127+1) × 64 × (31+1)) =15.25Hz

Example 3:

tm2c = 0b0001_1000, Y=8MHz tm2b = 0b0000_1111, K=15 tm2s = 0b0000_00000, S1=1, S2=0 → frequency = 8MHz ÷ (2 × (15+1) × 1 × (0+1)) = 250KHz



Example 4:

tm2c = 0b0001_1000, Y=8MHz tm2b = 0b0000_0001, K=1 tm2s = 0b0000_00000, S1=1, S2=0 → frequency = 8MHz ÷ (2 × (1+1) × 1 × (0+1)) =2MHz

The sample program for using the Timer2 to generate periodical waveform from PA3 is shown as below:

```
Void FPPA0 (void)
{
     . ADJUST_IC SYSCLK=IHRC/2, IHRC=16MHz, V<sub>DD</sub>=5V
     ...
     tm2ct = 0x0;
     tm2b = 0x7f;
     tm2s = 0b0_00_00001;
                                              //
                                                     8-bit PWM, pre-scalar = 1, scalar = 2
     tm2c = 0b0001_10_0;
                                                     system clock, output=PA3, period mode
                                              //
     while(1)
     {
            nop;
     }
}
```

5.7.2 Using the Timer2 to generate 8-bit PWM waveform

If 8-bit PWM mode is selected, it should set *tm2c*[1]=1 and *tm2s*[7]=0, the frequency and duty cycle of output waveform can be summarized as below:

Frequency of Output = $Y \div [256 \times S1 \times (S2+1)]$ Duty of Output = [(K + 1) ÷ 256] × 100%

Where, Y = tm2c[7:4]: frequency of selected clock source K = tm2b[7:0]: bound register in decimal S1=tm2s[6:5]: pre-scalar (1, 4, 16, 64) S2 = tm2s[4:0]: scalar register in decimal (1 ~ 31) Example 1: $tm2c = 0b0001_1010$, Y=8MHz $tm2b = 0b0111_1111$, K=127 $tm2s = 0b0000_00000$, S1=1, S2=0 \rightarrow frequency of output = 8MHz \div (256 \times 1 \times (0+1)) = 31.25KHz

→ duty of output = [(127+1) ÷ 256] × 100% = 50%



Example 2: tm2c = 0b0001_1010, Y=8MHz tm2b = 0b0111_1111, K=127 tm2s = 0b0111_1111, S1=64, S2=31 → frequency of output = 8MHz ÷ (256 × 64 × (31+1)) = 15.25Hz → duty of output = $[(127+1) \div 256] \times 100\% = 50\%$ Example 3: tm2c = 0b0001_1010, Y=8MHz tm2b = 0b1111_1111, K=255 tm2s = 0b0000_00000, S1=1, S2=0 → PWM output keep high → duty of output = [(255+1) ÷ 256] × 100% = 100% Example 4: tm2c = 0b0001_1010, Y=8MHz tm2b = 0b0000_1001, K = 9 tm2s = 0b0000_00000, S1=1, S2=0 → frequency of output = 8MHz ÷ (256 × 1 × (0+1)) = 31.25KHz → duty of output = [(9+1) ÷ 256] × 100% = 3.9%

The sample program for using the Timer2 to generate PWM waveform from PA3 is shown as below:

```
void
       FPPA0 (void)
{
   .ADJUST_IC
                    SYSCLK=IHRC/2, IHRC=16MHz, V<sub>DD</sub>=5V
   wdreset;
   tm2ct = 0x0;
   tm2b = 0x7f;
   tm2s = 0b0_00_00001;
                                      //
                                             8-bit PWM, pre-scalar = 1, scalar = 2
   tm2c = 0b0001_10_1_0;
                                      //
                                             system clock, output=PA3, PWM mode
   while(1)
   {
        nop;
   }
}
```



5.7.3 Using the Timer2 to generate 6-bit / 7-bit PWM waveform

If 6-bit/7-bit PWM mode is selected, it should set *tm2c*[1]=1 and *tm2s*[7]=1, the frequency and duty cycle of output waveform can be summarized as below:

//Code options: TMX Bit = 6 bit

Frequency of Output = $Y \div [64 \times S1 \times (S2+1)]$

Duty of Output = $[(K+1) \div 64] \times 100\%$

//Code options: TMX Bit = 7 bit

Frequency of Output = $Y \div [128 \times S1 \times (S2+1)]$ Duty of Output = [(K+1) ÷ 128] × 100%

Where, tm2c[7:4] = Y : frequency of selected clock source tm2b[7:0] = K : bound register in decimal tm2s[6:5] = S1 : pre-scalar (1, 4, 16, 64) tm2s[4:0] = S2 : scalar register in decimal (1 ~ 31)

Example 1:

tm2c = 0b0001_1010, Y=8MHz tm2b = 0b0001_1111, K=31 tm2s = 0b1000_00000, S1=1, S2=0 → frequency of output = 8MHz \div (64 × 1 × (0+1)) = 125KHz → duty = [(31+1) \div 64] × 100% = 50%

Example 2:

tm2c = 0b0001_1010, Y=8MHz tm2b = 0b0001_1111, K=31 tm2s = 0b1111_11111, S1=64, S2=31 \rightarrow frequency of output = 8MHz \div (64 × 64 × (31+1)) = 61.03 Hz \rightarrow duty of output = [(31+1) \div 64] × 100% = 50%

Example 3:

tm2c = 0b0001_1010, Y=8MHz tm2b = 0b0011_1111, K=63 tm2s = 0b1000_00000, S1=1, S2=0 \rightarrow PWM output keep high \rightarrow duty of output = [(63+1) \div 64] × 100% = 100%



5.8 WatchDog Timer

The watchdog timer (WDT) is a counter with clock coming from ILRC. WDT can be cleared by power-on-reset or by command *wdreset* at any time. There are four different timeout periods of watchdog timer to be chosen by setting the *misc* register, it is:

- ◆ 8k ILRC clocks period if register misc[1:0]=00 (default)
- 16k ILRC clocks period if register misc[1:0]=01
- 64k ILRC clocks period if register misc[1:0]=10
- ◆ 256k ILRC clocks period if register misc[1:0]=11

The frequency of ILRC may drift a lot due to the variation of manufacture, supply voltage and temperature; user should reserve guard band for save operation. Besides, the watchdog period will also be shorter than expected after Reset or Wakeup events. It is suggested to clear WDT by *wdreset* command after these events to ensure enough clock periods before WDT timeout.

When WDT is timeout, PMS171B will be reset to restart the program execution. The relative timing diagram of watchdog timer is shown as Fig. 13.




Fig. 13: Sequence of Watch Dog Time Out




5.9 Interrupt

There are 7 interrupt lines for PMS171B:

- ◆ External interrupt PA0/PB5
- External interrupt PB0/PA4
- ♦ ADC interrupt
- Timer16 interrupt
- GPC interrupt
- Timer2 interrupt
- ♦ Timer3 interrupt

Every interrupt request line has its own corresponding interrupt control bit to enable or disable it; the hardware diagram of interrupt function is shown as Fig. 14. All the interrupt request flags are set by hardware and cleared by writing *intrq* register. When the request flags are set, it can be rising edge, falling edge or both, depending on the setting of register *integs*. All the interrupt request lines are also controlled by *engint* instruction (enable global interrupt) to enable interrupt operation and *disgint* instruction (disable global interrupt) to disable it.

The stack memory for interrupt is shared with data memory and its address is specified by stack register *sp*. Since the program counter is 16 bits width, the bit 0 of stack register *sp* should be kept 0. Moreover, user can use *pushaf / popaf* instructions to store or restore the values of *ACC* and *flag* register *to / from* stack memory. Since the stack memory is shared with data memory, the stack position and level are arranged by the compiler in Mini-C project. When defining the stack level in ASM project, users should arrange their locations carefully to prevent address conflicts.







Once the interrupt occurs, its operation will be:

- The program counter will be stored automatically to the stack memory specified by register sp.
- New **sp** will be updated to **sp+2**.
- Global interrupt will be disabled automatically.
- The next instruction will be fetched from address 0x010.

During the interrupt service routine, the interrupt source can be determined by reading the *intrq* register.

Note: Even if INTEN=0, INTRQ will be still triggered by the interrupt source.

After finishing the interrupt service routine and issuing the *reti* instruction to return back, its operation will be:

- The program counter will be restored automatically from the stack memory specified by register sp.
- New sp will be updated to **sp-2**.
- Global interrupt will be enabled automatically.
- The next instruction will be the original one before interrupt.

User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt. And so on, two bytes stack memory is for *pushaf*. For interrupt operation, the following sample program shows how to handle the interrupt, noticing that it needs four bytes stack memory to handle one level interrupt and *pushaf*.

```
void
              FPPA0 (void)
 {
     ...
     $ INTEN PAO;
                          // INTEN =1; interrupt request when PA0 level changed
    INTRQ = 0;
                          // clear INTRQ
    ENGINT
                          // global interrupt enable
     ...
    DISGINT
                           // global interrupt disable
     ...
 }
void
        Interrupt (void)
                                // interrupt service routine
{
  PUSHAF
                                 // store ALU and FLAG register
    // If INTEN.PA0 will be opened and closed dynamically,
    // user can judge whether INTEN.PA0 =1 or not.
    // Example: If (INTEN.PA0 && INTRQ.PA0) {...}
```

// If INTEN.PA0 is always enable,

// user can omit the INTEN.PA0 judgement to speed up interrupt service routine.



```
If (INTRQ.PA0)
{
// Here for PA0 interrupt service routine
INTRQ.PA0 = 0;
// Delete corresponding bit (take PA0 for example)
...
}
...
// X : INTRQ = 0;
// It is not recommended to use INTRQ = 0 to clear all at the end of the
// interrupt service routine.
// It may accidentally clear out the interrupts that have just occurred
// and are not yet processed.
POPAF
// restore ALU and FLAG register
}
```

5.10 Power-Save and Power-Down

There are three operational modes defined by hardware: ON mode, Power-Save mode and Power-Down modes. ON mode is the state of normal operation with all functions ON, Power-Save mode ("*stopexe*") is the state to reduce operating current and CPU keeps ready to continue, Power-Down mode ("*stopsys*") is used to save power deeply. Therefore, Power-Save mode is used in the system which needs low operating power with wake-up periodically and Power-Down mode is used in the system which needs power down deeply with seldom wake-up.

5.10.1 Power-Save mode ("stopexe")

Using "*stopexe*" instruction to enter the Power-Save mode, only system clock is disabled, remaining all the oscillator modules active. For CPU, it stops executing; however, for Timer16, TM2 and TM3 counter keep counting if their clock source is not the system clock. Wake-up from input pins can be considered as a continuation of normal execution, the detail information for Power-Save mode shows below:

- IHRC and EOSC oscillator modules: No change, keep active if it was enabled
- ILRC oscillator modules: must remain enabled, need to start with ILRC when be wakening up
- System clock: Disable, therefore, CPU stops execution
- OTP memory is turned off
- Timer16: Stop counting if system clock is selected or the corresponding oscillator module is disabled; otherwise, it keeps counting.
- TM2/ TM3: Stop counting if system clock is selected or the corresponding oscillator module is disabled; otherwise, it keeps counting.
- Wake-up sources: IO toggle in digital mode (PxDIER bit is 1) or TM2 or TM3 or Timer16 or GPC.



An example shows how to use Timer16 to wake-up from "stopexe":

\$ T16M	IHRC, /1, BIT8	
\$ INTEGS	BIT_R, xxx;	
WORD	count =	0;
STT16	count;	
stopexe;		

// Timer16 setting // BITx 0 to 1 will trigger (default)

•••

The initial counting value of Timer16 is zero and the system will be woken up after the Timer16 counts 256 IHRC clocks.

5.10.2 Power-Down mode ("stopsys")

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the "*stopsys*" instruction, this chip will be put on Power-Down mode directly. The following shows the internal status of PMS171B detail when "*stopsys*" command is issued:

- All the oscillator modules are turned off
- OTP memory is turned off
- The contents of SRAM and registers remain unchanged
- Wake-up sources: IO toggle in digital mode (PxDIER bit is 1)

Wake-up from input pins can be considered as a continuation of normal execution. To minimize power consumption, all the I/O pins should be carefully manipulated before entering power-down mode. The reference sample program for power down is shown as below:

CLKMD	=	0xF4;	//	Change clock from IHRC to ILRC
CLKMD.4	=	0;	//	disable IHRC
 while (1) {				
	STO	PSYS;	//	enter power-down
	if (.) break;	//	if wakeup happen and check OK, then return to high speed,
			//	else stay in power-down mode again.
}				
CLKMD	=	0x34;	//	Change clock from ILRC to IHRC/2



5.10.3 Wake-up

After entering the Power-Down or Power-Save modes, the PMS171B can be resumed to normal operation by toggling IO pins. Timer16, TM2, TM3 and comparator are available for Power-Save mode ONLY. Table 15 shows the differences in wake-up sources between STOPSYS and STOPEXE.

Differences in wake-up sources between STOPSYS and STOPEXE					
	IO Toggle	T16	TM2	TM3	comparator
STOPSYS	Yes	No	No	No	No
STOPEXE	Yes	Yes	Yes	Yes	Yes

Table 5: Differences in wake-up sources between Power-Save mode and Power-Down mode

When using the IO pins to wake-up the PMS171B, registers *padier* should be properly set to enable the wake-up function for every corresponding pin. The time for normal wake-up is about 3000 ILRC clocks counting from wake-up event; fast wake-up can be selected to reduce the wake-up time by *misc* register, and the time for fast wake-up is about 45 ILRC clocks from IO toggling. Besides, the wake up function in GPCS controls the comparator.

Suspend mode	Wake-up mode	Wake-up time (t _{wup}) from IO toggle	
STOPEXE suspend		45 * T	
or	Fast wake-up	45 * T _{ILRC} ,	
STOPSYS suspend		Where T_{ILRC} is the time period of ILRC	
STOPEXE suspend		2000 * T	
or	Normal wake-up	3000 * T _{ILRC} ,	
STOPSYS suspend		Where T_{ILRC} is the clock period of ILRC	

Please notice that when Code Option is set to Fast boot-up, no matter which wake-up mode is selected in *misc*.5, the wake-up mode will be forced to be FAST. If Normal boot-up is selected, the wake-up mode is determined by *misc*.5.

5.11 IO Pins

All the pins can be independently set into two states output or input by configuring the data registers (*pa, pb*), control registers (*pac, pbc*) and pull-high registers (*paph, pbph*). Two pins of them, PB3 & PB6, have additional pull-low registers (*pbpl.3, pbpl.6*)Port B[6] and Port B[3] also set into input with pull-low by configuring the control register (*pbc*) and pull- low register (*pbpl*). All these pins have Schmitt-trigger input buffer and output driver with CMOS level. When it is set to output low, the pull-up resistor is turned off automatically. When it is set to output high, the pull-low register is turned off automatically. If user wants to read the pin state, please notice that it should be set to input mode before reading the data port; if user reads the data port when it is set to output mode, the reading data comes from data register, NOT from IO pad. As an example, Table 6 shows the configuration table of bit 0 of port A. The hardware diagram of IO buffer is also shown as Fig. 15. Table 7 shows the configuration table of bit 6 of port B. The hardware diagram of IO buffer is also shown as Fig. 16.



pa.0	pac.0	paph.0	Description	
х	0	0	Input without pull-up resistor	
Х	0	1	Input with pull-up resistor	
0	1	Х	Output low without pull-up resistor	
1	1	0	Output high without pull-up resistor	

Table 6: PA0 Configuration Table

pb.6	pbc.6	pbph.6	pbpl.6	Description
Х	0	0	0	Input without pull-high / pull-low resistor
Х	0	0	1 Input with pull-low resistor	
Х	0	1	0	Input with pull-high resistor
х	0	1	1	Input with both pull-high and pull-low resistor (Note for the current consumption)
0	1	Х	Х	Output low without pull resistor
1	1	Х	Х	Output high without pull resistor

Table 7: PB6 Configuration Table




Fig. 15: Hardware diagram of IO buffer with Weak Pull High PMOS






Fig. 16: Hardware diagram of IO buffer with Weak Pull High PMOS & Weak Pull Low NMOS

One thing should be noted, PA5 and PB0 can be open-drain ONLY when setting to output mode (without Q1). And by the way, there is a code option *PB4_PB5_Drive* for PB4 and PB5 to select their drive and sink current. PB0 and PB7 provide super large current NMOS and PMOS output respectively.

The corresponding bits in registers *padier* / *pbdier* should be set to low to prevent leakage current for those pins are selected to be analog function. When PMS171B is put in power-down or power-save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers *padier* and *pbdier* to high. The same reason, *padier*.0 should be set high when PA0 is used as external interrupt pin, and so for other external interrupt pins: PB0, PA4 and PB5.



5.12 Reset and LVR

5.12.1 Reset

There are many causes to reset the PMS171B, once reset is asserted, most of all the registers in PMS171B will be set to default values, system should be restarted once abnormal cases happen, or by jumping program counter to address 0x0. The data memory is in uncertain state when reset comes from power-up and LVR; however, the content will be kept when reset comes from PRSTB pin or WDT timeout.

5.12.2 LVR reset

By code option, there are many different levels of LVR for reset; usually, user selects LVR reset level to be in conjunction with operating frequency and supply voltage.

5.13 Analog-to-Digital Conversion (ADC) module




Fig. 17: ADC Block Diagram



There are 6 registers when using the ADC module, which are:


- ◆ ADC Control Register (*adcc*)
- ◆ ADC Regulator Control Register (*adcrgc*)
- ◆ ADC Mode Register (*adcm*)
- ◆ ADC Result Register (*adcr*)
- Port A/B Digital Input Enable Register (*padier, pbdie*r)

The following steps are required to do the AD conversion procedure:

- (1) Configure the voltage reference high by *adcrgc* register
- (2) Configure the AD conversion clock by *adcm* register
- (3) Configure the pin as analog input by *padier*, *pbdier* register
- (4) Select the ADC input channel by *adcc* register
- (5) Enable the ADC module by *adcc* register
- (6) Execute the AD conversion and check if ADC data is ready.Set '1' to *addc*.6 to start the conversion and check whether *addc*.6 is '1'.
- (7) Read the ADC result registers:

5.13.1 The input requirement for AD conversion

For the AD conversion to meet its specified accuracy, the charge holding capacitor (C_{HOLD}) must be allowed to fully charge to the voltage reference high level and discharge to the voltage reference low level. The analog input model is shown as Fig. 18, the signal driving source impedance (Rs) and the internal sampling switch impedance (Rss) will affect the required time to charge the capacitor C_{HOLD} directly. The internal sampling switch impedance may vary with ADC supply voltage; the signal driving source impedance will affect accuracy of analog input signal. User must ensure the measured signal is stable before sampling; therefore, the maximum signal driving source impedance is highly dependent on the frequency of signal to be measured. The recommended maximum impedance for analog driving source is about 10K Ω under 500KHz input frequency.





Before starting the AD conversion, the minimum signal acquisition time should be met for the selected analog input signal, the selection of ADCLK must be met the minimum signal acquisition time.

5.13.2 Select the reference high voltage

The ADC reference high voltage can be selected via bit[7] of register **adcrgc** and its option can be V_{DD} or PB1 from external pin.

5.13.3 ADC clock selection

The clock of ADC module (ADCLK) can be selected by **adcm** register; there are 8 possible options for ADCLK from CLK÷1 to CLK÷128 (CLK is the system clock). Due to the signal acquisition time T_{ACQ} is one clock period of ADCLK, the ADCLK must meet that requirement. The recommended ADC clock is to operate at 2us.

5.13.4 Configure the analog pins

There are 11 analog signals can be selected for AD conversion, 10 analog input signals come from external pins and one is from internal band-gap reference voltage 1.2V. For external pins, the analog signals are shared with Port A[0], Port A[3], Port A[4], and Port B[7:1]. To avoid leakage current at the digital circuit, those pins defined for analog input should disable the digital input function (set the corresponding bit of *padier or pbdier* register to be 0).

The measurement signals of ADC belong to small signal; it should avoid the measured signal to be interfered during the measurement period, the selected pin should:

- (1) be set to input mode
- (2) turn off weak pull-high and pull-low resistor
- (3) set the corresponding pin to analog input by port A/B digital input disable register (*padier / pbdier*).

5.13.5 Using the ADC

The following example shows how to use ADC with PB0~PB3.

First, defining the selected pins:

PBC	=	0B_XXXX_0000;	//	PB0 ~ PB3 as Input
PBPH	=	0B_XXXX_0000;	//	PB0 ~ PB3 without pull-high
PBPL	=	0B_XXXX_0_XXX;	//	PB3 without pull-low
PBDIER	=	0B_XXXX_0000;	//	PB0 ~ PB3 digital input is disabled

Next, setting ADCC register, example as below:

\$ ADCC	Enable, PB3;	//	set PB3 as ADC input
\$ ADCC	Enable, PB2;	//	set PB2 as ADC input
\$ ADCC	Enable, PB0;	//	set PB0 as ADC input

Next, setting **ADCM** register, example as below:



-	ADCM & ADCM &			 	recommend /16 @System Clock=8MHz recommend /8 @System Clock=4MHz
	_START=			 	start ADC conversion wait ADC conversion result
Finally, it can	read ADC	result when AD_I	DONE is high:		
B	TE	Data;		//	One byte result: ADCR

The ADC can be disabled by using the following method:

ADCR

=

Data

or

ADCC = 0;



6. IO Registers

6.1. ACC Status Flag Register (*flag*), IO address = 0x00

Bit	Reset	R/W	Description
7 - 4	-	-	Reserved. Please do not use.
3	0	R/W	OV (Overflow Flag). This bit is set to be 1 whenever the sign operation is overflow.
2	0	R/W	AC (Auxiliary Carry Flag). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation and the other one is borrow from the high nibble into low nibble in subtraction operation.
1	0	R/W	C (Carry Flag). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.
0	0	R/W	Z (Zero Flag). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.

6.2. Stack Pointer Register (*sp*), IO address = 0x02

Bit	Reset	R/W	Description
7 - 0		R/W	Stack Pointer Register. Read out the current stack pointer, or write to change the stack
7 - 0	-	R/VV	pointer. Please notice that bit 0 should be kept 0 due to program counter is 16 bits.

6.3. Clock Mode Register (*clkmd*), IO address = 0x03

Bit	Reset	R/W	Description		
			System clock (CLK) selection:		
			Type 0, clkmd[3]=0	Type 1, clkmd[3]=1	
			000: IHRC÷4	000: IHRC÷16	
			001: IHRC÷2	001: IHRC÷8	
7 - 5	111	R/W	010: IHRC	010: ILRC÷16 (ICE does NOT Support.)	
1 0		10,00	011: EOSC÷4	011: IHRC÷32	
			100: EOSC÷2	100: IHRC÷64	
			101: EOSC	101: EOSC÷8	
			110: ILRC÷4	11x: reserved	
			111: ILRC (default)		
4	1	R/W	Internal High RC Enable. 0 / 1: disable / ena	ble	
3	0	R/W	Clock Type Select. This bit is used to select	the clock type in bit [7:5].	
5	0	11/00	0 / 1: Type 0 / Type 1		
2	1	R/W	Internal Low RC Enable. 0 / 1: disable / enal	ble	
2	1	17/17	If ILRC is disabled, watchdog timer is also d	isabled.	
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable		
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRST	В	



6.4. Interrupt Enable Register (*inten*), IO address = 0x04

Bit	Reset	R/W	Description	
7	0	R/W	Enable interrupt from Timer3. 0 / 1: disable / enable	
6	0	R/W	nable interrupt from Timer2. 0 / 1: disable / enable	
5	0	R/W	Reserved.	
4	0	R/W	Enable interrupt from comparator: disable / enable	
3	0	R/W	nable interrupt from ADC. 0 / 1: disable / enable	
2	0	R/W	Enable interrupt from Timer16 overflow. 0 / 1: disable / enable	
1	0	R/W	Enable interrupt from PB0/PA4. 0 / 1: disable / enable	
0	0	R/W	Enable interrupt from PA0/PB5. 0 / 1: disable / enable	

6.5. Interrupt Request Register (*intrq*), IO address = 0x05

Bit	Reset	R/W	Description
7	7		Interrupt Request from Timer3, this bit is set by hardware and cleared by software.
1	-	R/W	0 / 1: No request / Request
6			Interrupt Request from Timer2, this bit is set by hardware and cleared by software.
6	-	R/W	0 / 1: No request / Request
5	-	R/W	Reserved.
			Interrupt Request from comparator, this bit is set by hardware and cleared by software.
4	-	R/W	0 / 1: No request / Request
			Interrupt Request from ADC, this bit is set by hardware and cleared by software.
3	-	R/W	0 / 1: No request / Request
0			Interrupt Request from Timer16, this bit is set by hardware and cleared by software.
2	-	R/W	0 / 1: No request / Request
			Interrupt Request from pin PB0/PA4, this bit is set by hardware and cleared by software.
1	-	R/W	0 / 1: No request / Request
0			Interrupt Request from pin PA0/PB5, this bit is set by hardware and cleared by software.
0	-	R/W	0 / 1: No Request / request



6.6. Timer16 mode Register (*t16m*), IO address = 0x06

Bit	Reset	R/W	Description
			Timer16 Clock source selection.
			000: disable
			001: CLK (system clock)
			010: reserved
7 - 5	000	R/W	011: PA4 falling edge (from external pin)
			100: IHRC
			101: EOSC
			110: ILRC
			111: PA0 falling edge (from external pin)
			Timer16 clock pre-divider.
			00: ÷1
4 - 3	00	R/W	01: : 4
			10: ÷16
			11: ÷64
			Interrupt source selection. Interrupt event happens when the selected bit status is changed.
			0 : bit 8 of Timer16
			1 : bit 9 of Timer16
			2 : bit 10 of Timer16
2 - 0	000	R/W	3 : bit 11 of Timer16
			4 : bit 12 of Timer16
			5 : bit 13 of Timer16
			6 : bit 14 of Timer16
			7 : bit 15 of Timer16

6.7. Timer2 Bound Register (*tm2b*), IO address = 0x09

Bit	Reset	R/W	Description
7 - 0	0x00	WO	Timer2 bound register.

6.8. External Oscillator setting Register (*eoscr*), IO address = 0x0a

Bit	Reset	R/W	Description	
7	0	WO	Enable external crystal oscillator. 0 / 1 : Disable / Enable	
			External crystal oscillator selection.	
			00 : reserved	
6 - 5	00	WO	01 : low driving capability, for lower frequency, ex: 32KHz crystal oscillator	
			10 : middle driving capability, for middle frequency, ex: 1MHz crystal oscillator	
			11 : high driving capability, for higher frequency, ex: 4MHz crystal oscillator	
4 - 1	-	-	Reserved. Please keep 0 for future compatibility.	
0	0	WO	Power-down the Band-gap and LVR hardware modules. 0 / 1: normal / power-down	



6.9. Interrupt Edge Select Register (*integs*), IO address = 0x0c

Bit	Reset	R/W	Description
7 - 5	-	-	Reserved.
			Timer16 edge selection.
4	0	WO	0 : rising edge of the selected bit to trigger interrupt
			1 : falling edge of the selected bit to trigger interrupt
			PB0/PA4 edge selection.
			00: both rising edge and falling edge of the selected bit to trigger interrupt
3 - 2	00	WO	01: rising edge of the selected bit to trigger interrupt
			10: falling edge of the selected bit to trigger interrupt
			11: reserved.
			PA0/PB5 edge selection.
			00 : both rising edge and falling edge of the selected bit to trigger interrupt
1 - 0	00	WO	01 : rising edge of the selected bit to trigger interrupt
			10 : falling edge of the selected bit to trigger interrupt
			11 : reserved.

6.10.Port A Digital Input Enable Register (*padier*), IO address = 0x0d

Bit	Reset	R/W	Description
		-	Enable PA7 digital input and wake-up event. 1 / 0 : enable / disable
7	1	WO	This bit should be set to low to prevent leakage current when external crystal oscillator is
			used. If this bit is set to low, PA7 can NOT be used to wake-up the system.
			Enable PA6 digital input and wake-up event. 1 / 0 : enable / disable
6	1	WO	This bit should be set to low to prevent leakage current when external crystal oscillator is
			used. If this bit is set to low, PA6 can NOT be used to wake-up the system.
5	4	wo	Enable PA5 digital input and wake-up event. 1 / 0 : enable / disable
5	1	WO	This bit can be set to low to disable wake-up from PA5 toggling.
			Enable PA4 digital input and wake-up event and interrupt request. 1 / 0 : enable / disable
4	1	WO	This bit can be set to low to prevent leakage current when PA4 is assigned as AD input,
			and to disable wake-up from PA0 toggling and interrupt request from this pin.
			Enable PA3 digital input and wake-up event. 1 / 0 : enable / disable
3	1	WO	This bit should be set to low when PA3 is assigned as AD input to prevent leakage current.
			If this bit is set to low, PA3 can NOT be used to wake-up the system.
2 - 1	1	WO	Reserved
			Enable PA0 digital input and wake-up event and interrupt request. 1 / 0 : enable / disable
0	1	WO	This bit can be set to low to prevent leakage current when PA0 is assigned as AD input,
			and to disable wake-up from PA0 toggling and interrupt request from this pin.

6.11.Port B Digital Input Enable Register (pbdier), IO address = 0x0e

Bit	Reset	R/W	Description
7 - 0	0xFF	WO	Enable PB7~PB0 digital input and wake-up event and interrupt request. 1 / 0 : enable / disable These bits can be set to low to prevent leakage current when PB7~PB1 are assigned as AD
			inputs. When disable is selected, the wakeup function and interrupt requests from bit5 or bit0 are also disabled.



6.12. Port A Data Register (*pa*), IO address = 0x10

Bit	Reset	R/W	Description
7 - 0	0x00	R/W	Data register for Port A.

6.13. Port A Control Register (pac), IO address = 0x11

Bit	Reset	R/W	Description
	0x00	R/W	Port A control registers. This register is used to define input mode or output mode for each
7 - 0			corresponding pin of port A. 0 / 1: input / output
7-0			Please note that PA5 can be INPUT or OUTPUT LOW ONLY, the output state will be
			tri-state when PA5 is programmed into output mode with data 1.

6.14. Port A Pull-High Register (*paph*), IO address = 0x12

Bit	Reset	R/W	Description
7 - 0	0x00	R/W	Port A pull-high register. This register is used to enable the internal pull-high device on each corresponding pin of port A and this pull high function is active only for input mode. 0 / 1 : disable / enable

6.15. Port B Data Register (*pb*), IO address = 0x14

Bit	Reset	R/W	Description
7 - 0	0x00	R/W	Data register for Port B.

6.16. Port B Control Register (*pbc*), IO address = 0x15

Bit	Reset	R/W	Description
7 - 0	0x00	R/W	Port B control register. This register is used to define input mode or output mode for each
7-0	0,000	R/VV	corresponding pin of port B. 0 / 1: input / output

6.17. Port B Pull-High Register (*pbph*), IO address = 0x16

Bit	Reset	R/W	Description
			Port B[7:1] pull-high register. This register is used to enable the internal pull-high device on
7 - 1	0x00	R/W	each corresponding pin of port B and this pull high function is active only for input mode.
			0 / 1 : disable / enable
0	-	-	Reserved.

6.18. Port B Pull Low Register (*pbpl*), IO address = 0x38

Bit	Reset	R/W	Description
7	-	-	Reserved.
6	0	R/W	PB6 Pull Low enable. 0/1: Disable/ Enable
5 - 4	-	-	Reserved.
3	0	R/W	PB3 Pull Low enable. 0/1: Disable/ Enable
2-0	-	-	Reserved.

Notice: ICE does NOT support.

©Copyright 2018, PADAUK Technology Co. Ltd



6.19. Miscellaneous Register (*misc*), IO address = 0x17

Bit	Reset	R/W	Description
7 - 6	-	-	Reserved. (keep 0 for future compatibility)
5	0	WO	 Enable fast Wake-up. Fast wake-up is NOT supported when EOSC is enabled. 0: Normal wake-up. The wake-up time is 3000 ILRC clocks (Not for fast boot-up) 1: Fast wake-up. The wake-up time is 45 ILRC clocks + oscillator stable time. If wake-up from STOPEXE suspend, there is no oscillator stable time; If wake-up from STOPSYS suspend, it will be IHRC or ILRC stable time from power-on.
4 - 3	-	-	Reserved. (keep 0 for future compatibility)
2	0	WO	Disable LVR function. 0 / 1 : Enable / Disable
1 - 0	00	WO	Watch dog time out period. 00: 8k ILRC clock period 01: 16k ILRC clock period 10: 64k ILRC clock period 11: 256k ILRC clock period

6.20. Comparator Control Register (gpcc), IO address = 0x18

Bit	Reset	R/W	Description
7	0	R/W	Enable comparator. 0 / 1 : disable / enable When this bit is set to enable, please also set the corresponding analog input pins to be digital disable to prevent IO leakage.
6	-	RO	Comparator result of comparator. 0: plus input < minus input 1: plus input > minus input
5	0	R/W	Select whether the comparator result output will be sampled by TM2_CLK? 0: result output NOT sampled by TM2_CLK 1: result output sampled by TM2_CLK
4	0	R/W	Inverse the polarity of result output of comparator. 0: polarity is NOT inversed. 1: polarity is inversed.
3 - 1	000	R/W	Selection the minus input (-) of comparator. 000 : PA3 001 : PA4 010 : Internal 1.20 volt band-gap reference voltage 011 : V _{internal R} 100 : PB6 (not for EV5) 101 : PB7 (not for EV5) 11X: reserved
0	0	R/W	Selection the plus input (+) of comparator. 0/1: V _{internal R} / PA4



6.21. Comparator Selection Register (gpcs), IO address = 0x19

Bit	Reset	R/W	Description	
7	0	WO	Comparator output enable (to PA0).	
/	0	WO	0 / 1 : Disable / Enable	
6		wo	GPC Wakeup enable.	
6	0		0 / 1: Disable / Enable	
5	0	WO	Selection of high range of comparator.	
4	0	WO	Selection of low range of comparator.	
0.0	0000		Selection the voltage level of comparator.	
3 - 0	0000	0000	WO	0000 (lowest) ~ 1111 (highest)

6.22. Timer2 Control Register (*tm2c*), IO address = 0x1c

Bit	Reset	R/W	Description
7 - 4	0000	R/W	Timer2 clock selection. 0000 : disable 0001 : CLK (system clock) 0010 : IHRC or IHRC *2 (by code option TMx_source) 0011 : EOSC 0100 : ILRC 0101 : comparator output 011x : reserved 1000 : PA0 (rising edge) 1001 : ~PA0 (falling edge) 1011 : ~PB0 (rising edge) 1011 : ~PB0 (falling edge) 1101 : ~PB0 (falling edge) 1101 : ~PA4 (rising edge) 1101 : ~PA4 (rising edge) 1101 : ~PA4 (falling edge) 1101 : ~PA4 (falling edge) 1101 : ~PA4 (falling edge) 1001 : ~PA4 (falling edge) 1001 : ~PA4 (falling edge) 1001 : ~PA4 (falling edge) Notice: In ICE mode and IHRC is selected for Timer2 clock, <u>the clock sent to Timer2 does</u> <u>NOT be stopped, Timer2 will keep counting when ICE is in halt state.</u>
3 - 2	00	R/W	Timer2 output selection. 00 : disable 01 : PB2 or PB0 (by code option TM2 Output) (ICE doesn't support PB0.) 10 : PA3 11 : PB4
1	0	R/W	Timer2 mode selection. 0 / 1 : period mode / PWM mode
0	0	R/W	Enable to inverse the polarity of Timer2 output. 0 / 1: disable / enable

6.23. Timer2 Counter Register (*tm2ct*), IO address = 0x1d

E	Bit	Reset	R/W	Description
7	- 0	0x00	R/W	Bit [7:0] of Timer2 counter register.
-				

©Copyright 2018, PADAUK Technology Co. Ltd



6.24. Timer2 Scalar Register (*tm2s*), IO address = 0x1e

Bit	Reset	R/W	Description
			PWM resolution selection.
7	0	WO	0 : 8-bit
			1 : 6-bit or 7-bit (by code option TMx_bit)
			Timer2 clock pre-scalar.
			00 : ÷ 1
6 - 5	00	WO	01 : ÷ 4
			10 : ÷ 16
			11 : ÷ 64
4 - 0	00000	WO	Timer2 clock scalar.

6.25. Timer3 Control Register (*tm3c*), IO address = 0x32

Bit	Reset	R/W	Description
7 - 4	0000	R/W	Timer3 clock selection. 0000 : disable 0001 : CLK (system clock) 0010 : IHRC or IHRC *2 (by code option TMx_source) 0011 : EOSC 0100 : ILRC 0101 : comparator output 011x : reserved 1000 : PA0 (rising edge) 1001 : ~PA0 (falling edge) 1010 : PB0 (rising edge) 1011 : ~PB0 (falling edge) 1100 : PA4 (rising edge) 1101 : ~PA4 (falling edge) 1101 : ~PA4 (falling edge) 1101 : ~PA4 (falling edge) 1101 : ~PA4 (falling edge) 1001 : ~PA4 (falling edge)
3 - 2	00	R/W	Timer3 output selection. 00 : disable 01 : PB5 10 : PB6 11 : PB7
1	0	R/W	Timer3 mode selection. 0 / 1 : period mode / PWM mode
0	0	R/W	Enable to inverse the polarity of Timer3 output. 0 / 1: disable / enable

6.26. Timer3 Counter Register (*tm3ct*), IO address = 0x33

	Bit	Reset	R/W	Description
Ľ	7 - 0	0x00	R/W	Bit [7:0] of Timer3 counter register.



6.27. Timer3 Scalar Register (*tm3s*), IO address = 0x34

Bit	Reset	R/W	Description
			PWM resolution selection.
7	0	WO	0 : 8-bit
			1 : 6-bit or 7bit (by code option TMx_bit)
			Timer3 clock pre-scalar.
			00 : ÷ 1
6 - 5	00	WO	01 : ÷ 4
			10 : ÷ 16
			11 : ÷ 64
4 - 0	00000	WO	Timer3 clock scalar.

6.28. Timer3 Bound Register (*tm3b*), IO address = 0x3f

Bit	Reset	R/W	Description
7 - 0	0x00	WO	Timer3 bound register.

6.29. ADC Control Register (*adcc*), IO address = 0x3b

Bit	Reset	R/W	Description
7	0	R/W	Enable ADC function. 0/1: Disable/Enable.
6	0	R/W	ADC process control bit. Read "1" to indicate the ADC is ready.
5 - 2	0001	R/W	Channel selector. These four bits are used to select input signal for AD conversion. 0000: reserved, 0001: PB1, 0010: PB2, 0011: PB3, 0100: PB4, 0101: PB5, 0110: PB6, 0111: PB7, 1000: PA3, 1001: PA4, 1010: PA0, 1111: (Channel F) Band-gap reference voltage 1.2V Others: reserved
0 - 1	-	-	Reserved. (keep 0 for future compatibility)



6.30. ADC Mode Register (*adcm*), IO address = 0x3c

Bit	Reset	R/W	Description
7 - 4	-	-	Reserved (keep 0 for future compatibility)
3 - 1	000	0 R/W	ADC clock source selection. 000: CLK (system clock) ÷ 1, 001: CLK (system clock) ÷ 2, 010: CLK (system clock) ÷ 4, 011: CLK (system clock) ÷ 8, 100: CLK (system clock) ÷ 16,
			101: CLK (system clock) ÷ 32, 110: CLK (system clock) ÷ 64, 111: CLK (system clock) ÷ 128,
0	-	-	Reserved

6.31. ADC Regulator Control Register (*adcrgc*), IO address = 0x3d

Bit	Reset	R/W	Description
			ADC reference high voltage.
7	0	WO	0: V _{DD} ,
			1: External PIN (PB1)
6 - 0	-	-	Reserved.

6.32. ADC Result High Register (*adcr*), IO address = 0x3e

Bit	Reset	R/W	Description
7 - 0	-	RO	These eight read-only bits will be the bit [7:0] of AD conversion result.



7. Instructions

Symbol	Description
ACC	Accumulator (Abbreviation of accumulator)
а	Accumulator (symbol of accumulator in program)
sp	Stack pointer
flag	ACC status flag register
I	Immediate data
&	Logical AND
I	Logical OR
<i>←</i>	Movement
^	Exclusive logic OR
+	Add
_	Subtraction
~	NOT (logical complement, 1's complement)
〒	NEG (2's complement)
ov	Overflow (The operational result is out of range in signed 2's complement number system)
Z	Zero (If the result of ALU operation is zero, this bit is set to 1)
С	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction in
	unsigned number system)
AC	Auxiliary Carry
AC	(If there is a carry out from low nibble after the result of ALU operation, this bit is set to 1)
pc0	Program counter for CPU
M.n	Only addressed in 0~0x3F (0~63) is allowed



7.1. Data Transfer Instructions

mov a, l	Move immediate data into ACC.
mov a, i	Example: <i>mov</i> a, 0x0f;
	Result: $a \leftarrow 0$ fh;
	Affected flags: "N _J Z "N _J C "N _J AC "N _J OV
<i>mov</i> M, a	Move data from ACC into memory
mov wi, a	Example: <i>mov</i> MEM, a;
	Result: MEM \leftarrow a
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
<i>mov</i> a, M	Move data from memory into ACC
mov a, m	Example: <i>mov</i> a, MEM ;
	Result: $a \leftarrow MEM$; Flag Z is set when MEM is zero.
	Affected flags: $\mathbb{Y}_{\mathbb{Z}} \mathbb{Z} = \mathbb{N}_{\mathbb{Z}} \mathbb{C} = \mathbb{N}_{\mathbb{Z}} = \mathbb{N}_{\mathbb{Z}} \mathbb{C} = \mathbb{N}_{\mathbb{Z}} = \mathbb{N}_{\mathbb{Z}} \mathbb{C} = \mathbb{N}_{\mathbb{Z}} = \mathbb$
mov a, IO	Move data from IO into ACC
	Example: <i>mov</i> a, pa ;
	Result: $a \leftarrow pa;$ Flag Z is set when pa is zero.
	Affected flags: $\mathbb{Y}_{\mathbb{Y}} \mathbb{Z} = \mathbb{N}_{\mathbb{Y}} \mathbb{C} = \mathbb{N}_{\mathbb{Y}} \mathbb{C} = \mathbb{N}_{\mathbb{Y}} \mathbb{C}$
mov IO, a	Move data from ACC into IO
	Example: <i>mov</i> pb, a;
	Result: $pb \leftarrow a$
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ldt16 word	Move 16-bit counting values in Timer16 to memory in word.
	Example: <i>ldt16</i> word;
	Result: word ← 16-bit timer
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
	Application Example:
	word T16val ; // declare a RAM word
	clear lb@ T16val ; // clear T16val (LSB)
	clear hb@ T16val; // clear T16val (MSB)
	stt16 T16val ; // initial T16 with 0
	set1 t16m.5; // enable Timer16
	 aato t16m E. (/ diaphla Timer 16
	set0 t16m.5; // disable Timer 16
	Idt16 T16val; // save the T16 counting value to T16val
stt16 word	Store 16-bit data from memory in word to Timer16.
	Example: <i>stt16</i> word;
	Result: 16-bit timer \leftarrow word
	Affected flags: $[N_{I}Z = [N_{I}C = [N_{I}AC = [N_{I}OV]]$



	Application Example:		
	word T16val ; // declare a RAM word		
	mov a, 0x34 ; mov lb@ T16val , a ; // move 0x34 to T16val (LSB) mov a, 0x12 ;		
	mov hb@ T16val , a ; // move 0x12 to T16val (MSB) stt16 T16val ; // initial T16 with 0x1234		
<i>idxm</i> a, index	Move data from specified memory to ACC by indirect method. It needs 2T to execute this instruction. Example: <i>idxm</i> a, index; Result: a ← [index], where index is declared by word. Affected flags: 『N』Z 『N』C 『N』AC 『N』OV		
	Application Example:		
	word RAMIndex ; // declare a RAM pointer		
	mova, 0x5B ;// assign pointer to an address (LSB)movIb@RAMIndex, a ;// save pointer to RAM (LSB)mova, 0x00 ;// assign 0x00 to an address (MSB), should be 0movhb@RAMIndex, a ;// save pointer to RAM (MSB)		
	 <i>idxm</i> a, RAMIndex ; // move memory data in address 0x5B to ACC		
<i>ldxm</i> index, a	Move data from ACC to specified memory by indirect method. It needs 2T to execute this instruction. Example: <i>idxm</i> index, a; Result: [index] ← a; where index is declared by word. Affected flags: 『N』Z 『N』C 『N』AC 『N』OV		
	Application Example:		
	word RAMIndex ; // declare a RAM pointer		
	mova, 0x5B ;// assign pointer to an address (LSB)movlb@RAMIndex, a ;// save pointer to RAM (LSB)mova, 0x00 ;// assign 0x00 to an address (MSB), should be 0movhb@RAMIndex, a ;// save pointer to RAM (MSB)		
	 <i>mov</i> a, 0xA5 ; <i>idxm</i> RAMIndex, a ; // move 0xA5 to memory in address 0x5B		



xch M	Exchange data between ACC and memory.		
	Example: <i>xch</i> MEM ;		
	Result: MEM \leftarrow a , a \leftarrow MEM		
	Affected flags: $\[N \] Z \[N \] C \[N \] AC \[N \] OV$		
pushaf	Move the ACC and flag register to memory that address specified in the stack pointer. Example: pushaf, Result: $[sp] \leftarrow \{flag, ACC\};$ $sp \leftarrow sp + 2;$		
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV		
	Application Example:		
	.romadr 0x10 ; // ISR entry address		
	pushaf; // put ACC and flag into	stack memory	
	// ISR program		
	// ISR program		
	popaf; // restore ACC and flag	from stack memory	
	reti;		
popaf	Restore ACC and flag from the memory which address is specified in the stack pointer.		
	Example: <i>popaf</i> ;		
	Result: $sp \leftarrow sp - 2$;		
	$\{Flag, ACC\} \leftarrow [sp];$		
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV		

7.2. Arithmetic Operation Instructions

add a, l	Add immediate data with ACC, then put result into ACC.
	Example: <i>add</i> a, 0x0f ;
	Result: $a \leftarrow a + 0$ fh
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
add a, M	Add data in memory with ACC, then put result into ACC.
	Example: <i>add</i> a, MEM ;
	Result: a ← a + MEM
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
add M, a	Add data in memory with ACC, then put result into memory.
	Example: add MEM, a;
	Result: MEM \leftarrow a + MEM
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
addca, M	Add data in memory with ACC and carry bit, then put result into ACC.
	Example: <i>addc</i> a, MEM ;
	Result: a ← a + MEM + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
addc M, a	Add data in memory with ACC and carry bit, then put result into memory.
	Example: <i>addc</i> MEM, a ;
	Result: MEM \leftarrow a + MEM + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV



<i>addc</i> a	Add carry with ACC, then put result into ACC.
	Example: <i>addc</i> a;
	Result: a ← a + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
addc M	Add carry with memory, then put result into memory.
	Example: addc MEM;
	Result: MEM \leftarrow MEM + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
sub a, l	Subtraction immediate data from ACC, then put result into ACC.
	Example: sub a, 0x0f;
	Result: $a \leftarrow a - 0$ fh ($a + [2's complement of 0$ fh])
	Affected flags: "Y _J Z "Y _J C "Y _J AC "Y _J OV
sub a, M	Subtraction data in memory from ACC, then put result into ACC.
	Example: sub a, MEM;
	Result: $a \leftarrow a - MEM (a + [2's complement of M])$
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
sub M, a	Subtraction data in ACC from memory, then put result into memory.
	Example: <i>sub</i> MEM, a;
	Result: MEM \leftarrow MEM - a (MEM + [2's complement of a])
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
<i>subc</i> a, M	Subtraction data in memory and carry from ACC, then put result into ACC.
	Example: subc a, MEM;
	Result: $a \leftarrow a - MEM - C$
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
subc M, a	Subtraction ACC and carry bit from memory, then put result into memory.
	Example: <i>subc</i> MEM, a ;
	Result: MEM \leftarrow MEM – a - C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
subc a	Subtraction carry from ACC, then put result into ACC.
	Example: subc a;
	Result: $a \leftarrow a - C$
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
subc M	Subtraction carry from the content of memory, then put result into memory.
	Example: subc MEM;
	Result: MEM \leftarrow MEM - C
	Affected flags: "Y _J Z "Y _J C "Y _J AC "Y _J OV
inc M	Increment the content of memory.
	Example: <i>inc</i> MEM ;
	Result: MEM \leftarrow MEM + 1
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
dec M	Decrement the content of memory.
	Example: <i>dec</i> MEM;
	Result: MEM \leftarrow MEM - 1
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
<i>clear</i> M	Clear the content of memory.
	Example: <i>clear</i> MEM ;
	Result: MEM $\leftarrow 0$
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV



7.3. Shift Operation Instructions

sr a	Shift right of ACC, shift 0 to bit 7.
31 a	Example: sr a;
	Result: a $(0,b7,b6,b5,b4,b3,b2,b1) \leftarrow$ a $(b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow$ a(b0)
	Affected flags: $[N_{\perp}Z = Y_{\perp}C = N_{\perp}AC = N_{\perp}OV$
src a	Shift right of ACC with carry bit 7 to flag.
	Example: src a;
	Result: a (c,b7,b6,b5,b4,b3,b2,b1) \leftarrow a (b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow a(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
sr M	Shift right the content of memory, shift 0 to bit 7.
	Example: sr MEM;
	Result: $MEM(0,b7,b6,b5,b4,b3,b2,b1) \leftarrow MEM(b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM(b0)$
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
src M	Shift right of memory with carry bit 7 to flag.
	Example: <i>src</i> MEM ;
	Result: $MEM(c,b7,b6,b5,b4,b3,b2,b1) \leftarrow MEM(b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM(b0)$
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
sl a	Shift left of ACC shift 0 to bit 0.
	Example: s/ a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,0) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a (b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
slc a	Shift left of ACC with carry bit 0 to flag.
	Example: <i>slc</i> a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,c) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
s/ M	Shift left of memory, shift 0 to bit 0.
	Example: s/ MEM;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,0) \leftarrow MEM (b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM(b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
slc M	Shift left of memory with carry bit 0 to flag.
	Example: <i>slc</i> MEM ;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,C) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM (b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
<i>swap</i> a	Swap the high nibble and low nibble of ACC.
-	Example: swap a;
	Result: a (b3,b2,b1,b0,b7,b6,b5,b4) ← a (b7,b6,b5,b4,b3,b2,b1,b0)
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV



7.4. Logic Operation Instructions

and a, I Perform logic AND on ACC and immediate data, then put result into ACC. Example: an $\leftarrow a \& 00f$; Result: $a \leftarrow a \& 00f$; Result: $a \leftarrow a \& 00f$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ and a, M Perform logic AND on ACC and memory, then put result into ACC. Example: and a, RAM10; Result: $a \leftarrow a \& RAM10$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ and M, a Perform logic OND on ACC and memory, then put result into memory. Example: and MEM, a; Result: MEM $\leftarrow a \& MEM$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ or a, I Perform logic OR on ACC and immediate data, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid 0fh$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ or a, M Perform logic OR on ACC and memory, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid 0fh$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ or M, a Perform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM; Result: $a \leftarrow a \mid MEM$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ or M, a Perform logic OR on ACC and memory, then put result into ACC. Example: or MEM, a; Result: $a \leftarrow a \mid MEM$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ or A, 1 Perform logic OR on ACC and memory, then put result into memory. Example: or ACC and immediate data, then put result into ACC. Example: $x \ a \leftarrow a \land 0fh$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ xor a, 1 Perform logic XOR on ACC and immediate data, then put result into ACC. Example: $x \ a \leftarrow a \land 0fh$ Affected flags: $\lceil Y_{\perp} Z = \lceil N_{\perp} C = \lceil N_{\perp} AC = \lceil N_{\perp} OV$ xor $ O, a$ Perform logic XOR on ACC and IO register, then put result into IO register. Example: $x \ pa, a;$
Result: $a \leftarrow a \& 0 fh$ Affected flags: $\mathbb{Y}_{a} \mathbb{Z} = \mathbb{N}_{a} \mathbb{C} = \mathbb{N}_{a} \mathbb{AC} = \mathbb{N}_{a} \mathbb{OV}$ anda, MPerform logic AND on ACC and memory, then put result into ACC. Example:and a, RAM10; Result:anda, MPerform logic AND on ACC and memory, then put result into ACC. Example:and a RAM10 Affected flags:andM, aPerform logic AND on ACC and memory, then put result into memory. Example:and M. a; Result:andM, aPerform logic AND on ACC and memory, then put result into ACC. Example:and MEM, a; Result:andM, aPerform logic OR on ACC and immediate data, then put result into ACC. Example:or a, 0x0f; Result:a $\leftarrow a \mid 0 fh$ Affected flags: $\mathbb{Y}_{a} \mathbb{Z} = \mathbb{N}_{a} \mathbb{C} = \mathbb{N}_{a} \mathbb{C} = \mathbb{N}_{a} \mathbb{OV}$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example:c $a \leftarrow a \mid 0 fh$ Affected flags: $\mathbb{Y}_{a} \mathbb{Z} = \mathbb{N}_{a} \mathbb{C} = \mathbb{N}_{a} \mathbb{AC} = \mathbb{N}_{a} \mathbb{OV}$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example:c $a \leftarrow a \mid 0 fh$ Affected flags: $\mathbb{Y}_{a} \mathbb{Z} = \mathbb{N}_{a} \mathbb{C} = \mathbb{N}_{a} \mathbb{AC} = \mathbb{N}_{a} \mathbb{OV}$ orM, aPerform logic OR on ACC and memory, then put result into memory. Example:c $a \leftarrow a \mid MEM$ Affected flags: $\mathbb{Y}_{a} \mathbb{Z} = \mathbb{N}_{a} \mathbb{C} = \mathbb{N}_{a} \mathbb{AC} = \mathbb{N}_{a} \mathbb{OV}$ orM, aPerform logic OR on ACC and immediate data, then put result into ACC. Example:cExample: $or = A \mid MEM$ Affected flags: $\mathbb{Y}_{a} \mathbb{Z} = \mathbb{N}_{a} \mathbb{C} = \mathbb{N}_{a} $
Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ anda, MPerform logic AND on ACC and memory, then put result into ACC. Example: and a, RAM10; Result: $a \leftarrow a \& RAM10$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ andM, aPerform logic AND on ACC and memory, then put result into memory. Example: and MEM, a; Result: MEM $\leftarrow a \& MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, IPerform logic OR on ACC and immediate data, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid 0$ fh Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid 0$ fh Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example: or a , MEM; Result: $a \leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ orM, aPerform logic OR on ACC and memory, then put result into ACC. Example: or MEM, a; Result: $MEM \leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ xora, IPerform logic XOR on ACC and memory, then put result into ACC. Example: $x \ Affected flags: \llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ xora, IPerform logic XOR on ACC and memory, then put result into ACC. Example: $x \ Affected flags: \llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} $
and a, M Perform logic AND on ACC and memory, then put result into ACC. Example: and a, RAM10; Result: $a \leftarrow a \& RAM10$ Affected flags: ${}^{\mathbb{T}} Y_{\perp} Z = {}^{\mathbb{T}} N_{\perp} A C = {}^{\mathbb{T}} N_{\perp} A O V$ and M, a Perform logic AND on ACC and memory, then put result into memory. Example: and MEM, a; Result: MEM $\leftarrow a \& MEM$ Affected flags: ${}^{\mathbb{T}} Y_{\perp} Z = {}^{\mathbb{T}} N_{\perp} C = {}^{\mathbb{T}} N_{\perp} A C = {}^{\mathbb{T}} N_{\perp} O V$ or a, I Perform logic OR on ACC and immediate data, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid 0$ fh Affected flags: ${}^{\mathbb{T}} Y_{\perp} Z = {}^{\mathbb{T}} N_{\perp} C = {}^{\mathbb{T}} N_{\perp} A C = {}^{\mathbb{T}} N_{\perp} O V$ or a, M Perform logic OR on ACC and memory, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid 0$ fh Affected flags: ${}^{\mathbb{T}} Y_{\perp} Z = {}^{\mathbb{T}} N_{\perp} C = {}^{\mathbb{T}} N_{\perp} A C = {}^{\mathbb{T}} N_{\perp} O V$ or M, a Perform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM ; Result: $a \leftarrow a \mid MEM$ Affected flags: ${}^{\mathbb{T}} Y_{\perp} Z = {}^{\mathbb{T}} N_{\perp} C = {}^{\mathbb{T}} N_{\perp} A C = {}^{\mathbb{T}} N_{\perp} O V$ or M, a Perform logic OR on ACC and memory, then put result into memory. Example: or MEM, a; Result: $MEM \leftarrow a \mid MEM$ Affected flags: ${}^{\mathbb{T}} Y_{\perp} Z = {}^{\mathbb{T}} N_{\perp} C = {}^{\mathbb{T}} N_{\perp} A C = {}^{\mathbb{T}} N_{\perp} O V$ xor a, I Perform logic XOR on ACC and memory, then put result into ACC. Example: xor a, 0x0f; Result: $a \leftarrow a^{\Lambda} O fh$ Affected flags: ${}^{\mathbb{T}} Y_{\perp} Z = {}^{\mathbb{T}} N_{\perp} C = {}^{\mathbb{T}} N_{\perp} A C = {}^{\mathbb{T}} N_{\perp} O V$ xor IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Result: $a \leftarrow a \& RAM10$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ andM, aPerform logic AND on ACC and memory, then put result into memory. Example: and MEM, a; Result: MEM $\leftarrow a \& MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, IPerform logic OR on ACC and immediate data, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a 0fh$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a 0fh$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM; Result: $a \leftarrow a MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, MPerform logic OR on ACC and memory, then put result into memory. Example: or a, MEM ; Result: $a \leftarrow a MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ orM, aPerform logic OR on ACC and memory, then put result into memory. Example: or MEM, a ; Result: $MEM \leftarrow a MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ orM, aPerform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, 0xof ; Result: $a \leftarrow a^{-1} 0fh$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ xora, IPerform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, 0xof ; Result: $a \leftarrow a^{-1} 0fh$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ xora, IPerform logic XOR on ACC and Immediate
Affected flags: $\llbracket Y_{\perp} Z \\ \llbracket N_{\perp} C \\ \llbracket N_{\perp} AC \\ \llbracket N_{\perp} OV \\ Interpretation C \\ \blacksquare C$
andM, aPerform logic AND on ACC and memory, then put result into memory. Example: and MEM, a ; Result: MEM \leftarrow a & MEM Affected flags: $\llbracket Y_{\parallel} \mathbb{Z} \ \llbracket N_{\parallel} \mathbb{C} \ \llbracket N_{\parallel} AC \ \llbracket N_{\parallel} OV$ ora, IPerform logic OR on ACC and immediate data, then put result into ACC. Example: or a, 0x0f ; Result: a \leftarrow a 0fh Affected flags: $\llbracket Y_{\parallel} \mathbb{Z} \ \llbracket N_{\parallel} \mathbb{C} \ \llbracket N_{\parallel} AC \ \llbracket N_{\parallel} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example: or a, 0x0f ; Result: a \leftarrow a 0fh Affected flags: $\llbracket Y_{\parallel} \mathbb{Z} \ \llbracket N_{\parallel} \mathbb{C} \ \llbracket N_{\parallel} AC \ \llbracket N_{\parallel} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC.
Example:andMEM, a; Result:MEM \leftarrow a & MEMAffected flags: $\[\begin{tabular}{c} Y_J Z & \begin{tabular}{c} N_J C & \begin{tabular}{c} N_J AC & \begin{tabular}{c} N_J OV \\ \hline or & a, I \\ & \end{tabular}$ Perform logic OR on ACC and immediate data, then put result into ACC. Example:Example: or a, 0x0f; Result: $a \leftarrow a \mid 0fh$ Affected flags: $\[\begin{tabular}{c} Y_J Z & \begin{tabular}{c} N_J C & \begin{tabular}{c} N_J AC & \begin{tabular}{c} N_J OV \\ \hline or & a, M \\ & \end{tabular}$ Perform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM; Result: $a \leftarrow a \mid MEM$ Affected flags: $\[\begin{tabular}{c} Y_J Z & \begin{tabular}{c} N_J AC & \begin{tabular}{c} N_J OV \\ \hline or & M, a \\ & \end{tabular}$ Perform logic OR on ACC and memory, then put result into ACC. Example: or MEM, a; Result: $MEM \leftarrow a \mid MEM$ Affected flags: $\[\begin{tabular}{c} Y_J Z & \begin{tabular}{c} N_J AC & \begin{tabular}{c} N_J OV \\ \hline or & A, I \\ & \end{tabular}$ or $M, a = \ Perform logic COR on ACC and memory, then put result into memory.Example: or MEM, a;Result: MEM \leftarrow a \mid MEMAffected flags: \[\begin{tabular}{c} Y_J Z & \begin{tabular}{c} N_J AC & \end{tabular} N_J OV \\ \hline xor & a, I \\ & \end{tabular}Perform logic XOR on ACC and immediate data, then put result into ACC.Example: xor a, 0x0f;Result: a \leftarrow a^{a} OfhAffected flags: \[\begin{tabular}{c} Y_J Z & \end{tabular} N_J AC & \end{tabular} N_J OV \\ \hline xor & IO, a \\ \hline end{tabular}xor & IO, a \\ \hline vor & IO, a \\ \hline vor & IO, a \\ \hline vor & IO, c \\ \hline v$
Result: MEM \leftarrow a & MEMAffected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, IPerform logic OR on ACC and immediate data, then put result into ACC. Example: or a, 0x0f; Result: $a \leftarrow a \mid 0$ fh Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM; Result: $a \leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ orM, APerform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM; Result: $a \leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ orM, aPerform logic OR on ACC and memory, then put result into memory. Example: or MEM, a; Result: MEM $\leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ xora, IPerform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, 0x0f; Result: $a \leftarrow a^{\wedge} 0$ fh Affected flags: $\llbracket Y_{\perp} Z \ \llbracket N_{\perp} C \ \llbracket N_{\perp} AC \ \llbracket N_{\perp} OV$ xora, IPerform logic XOR on ACC and IO register, then put result into IO register.
Affected flags: $\llbracket Y_{\perp}Z$ $\llbracket N_{\perp}C$ $\llbracket N_{\perp}AC$ $\llbracket N_{\perp}OV$ ora, IPerform logic OR on ACC and immediate data, then put result into ACC.Example:ora, 0x0f;Result: $a \leftarrow a \mid 0$ fhAffected flags: $\llbracket Y_{\perp}Z$ $\llbracket N_{\perp}AC$ $\llbracket N_{\perp}OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC.Example:ora, MEM;Result: $a \leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp}Z$ $\llbracket N_{\perp}C$ orM, aPerform logic OR on ACC and memory, then put result into ACC.Example:ora, MEM;Result: $a \leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp}Z$ $\llbracket N_{\perp}C$ $\llbracket N_{\perp}AC$ $\llbracket N_{\perp}C$ $\llbracket N_{\perp}OV$ orM, aPerform logic XOR on ACC and immediate data, then put result into ACC.Example:orMEM $\leftarrow a \mid MEM$ Affected flags: $\llbracket Y_{\perp}Z$ $\llbracket N_{\perp}C$ $\llbracket N_{\perp}AC$ $\llbracket N_{\perp}OV$ xora, 1Perform logic XOR on ACC and immediate data, then put result into ACC.Example:xora, 0x0f;Result: $a \leftarrow a^{h}$ 0fhAffected flags: $\llbracket Y_{\perp}Z$ $\llbracket N_{\perp}C$ $\llbracket N_{\perp}AC$ $\llbracket N_{\perp}OV$ xora, 0x0f;Result: $a \leftarrow a^{h}$ 0fhAffected flags: $\llbracket Y_{\perp}Z$ $\llbracket N_{\perp}C$ $\llbracket N_{\perp}AC$ $\llbracket N_{\perp}OV$ xora, 0x0f;Result: $a \leftarrow a^{h}$ 0fhAf
or a, I Perform logic OR on ACC and immediate data, then put result into ACC. Example: or a, Ox0f; Result: a ← a 0fh Affected flags: "Y_Z Z or a, M Perform logic OR on ACC and memory, then put result into ACC. Example: or a, M Perform logic OR on ACC and memory, then put result into ACC. Example: or Affected flags: "Y_Z Z Perform logic OR on ACC and memory, then put result into ACC. Example: or Affected flags: "Y_Z Z Perform logic OR on ACC and memory, then put result into memory. Example: or M, a Perform logic OR on ACC and memory, then put result into memory. Example: or M, a Perform logic COR on ACC and memory. Example: or Affected flags: "Y_Z Z Perform logic XOR on ACC and immediate data, then put result into ACC. Example: xor Affected flags: "Y_Z Z Partorm logic XOR on ACC and immediate data, then put result into ACC. Example: xor
Example:ora, 0x0f; Result:a $\leftarrow a \mid 0$ fh Affected flags: $\mathbb{Y}_{\mathbb{J}} \not Z \mathbb{N}_{\mathbb{J}} \land \mathbb{C} \mathbb{N}_{\mathbb{J}} \land \mathbb{C} \mathbb{N}_{\mathbb{J}} \circ \mathbb{O} \lor$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example:ora, MEM; Result:a $\leftarrow a \mid MEM$ Affected flags: $\mathbb{Y}_{\mathbb{J}} \not Z \mathbb{N}_{\mathbb{J}} \land \mathbb{C} \mathbb{N}_{\mathbb{J}} \land \mathbb{C} \mathbb{N}_{\mathbb{J}} \circ \mathbb{O} \lor$ orM, aPerform logic OR on ACC and memory, then put result into memory. Example:orM, aPerform logic OR on ACC and memory, then put result into memory. Example:orM, aPerform logic OR on ACC and memory, then put result into Memory. Example:orM, aPerform logic OR on ACC and memory, then put result into Memory. Example:orM, aPerform logic OR on ACC and immediate data, then put result into ACC. Example:xora, IPerform logic XOR on ACC and immediate data, then put result into ACC. Example:xora, IPerform logic XOR on ACC and IO register, then put result into IO register.
Result: a ← a 0fh Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV or a, M Perform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM; Result: a ← a MEM Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV or M, a Perform logic OR on ACC and memory, then put result into memory. Example: or MEM, a; Result: MEM ← a MEM Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV xor a, I Perform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, 0x0f; Result: a ← a ^ 0fh Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV xor IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
Affected flags: $\[Y \] Z \[N \] C \[N \] AC \[N \] OV$ ora, MPerform logic OR on ACC and memory, then put result into ACC. Example:Example:ora, MEM; Result:Affected flags: $\[Y \] Z \[N \] C \[N \] AC \[N \] OV$ orM, aPerform logic OR on ACC and memory, then put result into memory. Example:orM, aPerform logic OR on ACC and memory, then put result into memory. Example:orM, aPerform logic OR on ACC and memory, then put result into memory. Example:orM, aPerform logic OR on ACC and memory. Then put result into memory. Example:orM, aPerform logic COR on ACC and memory. Then put result into memory. Example:orM, aPerform logic XOR on ACC and immediate data, then put result into ACC. Example:xora, IPerform logic XOR on ACC and immediate data, then put result into ACC. Example:xorIO, aPerform logic XOR on ACC and IO register, then put result into IO register.
or a, M Perform logic OR on ACC and memory, then put result into ACC. Example: or a, MEM; Result: a ← a MEM Affected flags: "Y _ Z " N _ C " N _ AC " N _ OV or M, a Perform logic OR on ACC and memory, then put result into memory. Example: or MEM, a; Result: MEM ← a MEM Affected flags: "Y _ Z " N _ C " N _ AC " N _ OV xor a, I Perform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, 0x0f; Result: a ← a ^ 0fh Affected flags: "Y _ Z " N _ C " N _ AC " N _ OV xor IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
Example:ora, MEM; Result:Result: $a \leftarrow a \mid MEM$ Affected flags: $\[Y _ Z \] \[N _ C \] \[N _ AC \] \[N _ OV \] OV$ orM, aPerform logic OR on ACC and memory, then put result into memory. Example:Example:orMEM $\leftarrow a \mid MEM$ Affected flags: $\[Y _ Z \] \[N _ C \] \[N _ AC \] \[N _ OV \]$ xora, IPerform logic XOR on ACC and immediate data, then put result into ACC. Example:xora, IPerform logic XOR on ACC and immediate data, then put result into ACC. Example:xora $\leftarrow a \land 0$ fh Affected flags:Affected flags: $\[Y _ Z \] \[N _ C \] \[N _ AC \] \[N _ OV \]$ xorIO, aPerform logic XOR on ACC and IO register, then put result into IO register.
Result: $a \leftarrow a \mid MEM$ Affected flags: $\[\ensuremath{\mathbb{Y}}\] Z \[\ensuremath{\mathbb{N}}\] N \[\ensuremath{\mathbb{C}}\] C \[\ensuremath{\mathbb{N}}\] N \[\ensuremath{\mathbb{C}}\] N \[\ensuremath{\mathbb{C}}\] C \[\ensuremath{\mathbb{N}}\] N \[\ensuremath{\mathbb{C}}\] C \[\ensuremath{\mathbb{N}}\] N \[\ensuremath{\mathbb{C}}\] N \[\ensuremath{\mathbb{C}}$
Affected flags: Y Z N C N AC N OV or M, a Perform logic OR on ACC and memory, then put result into memory. Example: or MEM, a ; Result: MEM ← a MEM Affected flags: Y Z N C N AC N OV xor a, I Perform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, Oxof ; Result: a ← a Ofh Affected flags: Y Z N C N AC N OV xor IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
or M, a Perform logic OR on ACC and memory, then put result into memory. Example: or MEM, a ; Result: MEM
Example:orMEM, a ; Result:Result:MEM \leftarrow a MEM Affected flags: $\[\ Y \] Z \[\ N \] C \[\ N \] AC \[\ N \] OVxora, IPerform logic XOR on ACC and immediate data, then put result into ACC.Example:xora, IPerform logic XOR on ACC and immediate data, then put result into ACC.Example:xora, IPerform logic XOR on ACC and immediate data, then put result into ACC.Example:xorIO, aPerform logic XOR on ACC and IO register, then put result into IO register.$
Result:MEM \leftarrow a MEMAffected flags: $\mathbb{Y}_{2} \mathbb{Z}$ $\mathbb{N}_{2} \mathbb{C}$ $\mathbb{N}_{2} \mathbb{O} \mathbb{V}$ xora, IPerform logic XOR on ACC and immediate data, then put result into ACC.Example:xora, 0x0f;Result: $a \leftarrow a^{0} 0 fh$ Affected flags: $\mathbb{Y}_{2} \mathbb{Z}$ $\mathbb{N}_{2} \mathbb{C}$ xorIO, aPerform logic XOR on ACC and IO register, then put result into IO register.
Affected flags: 『Y』Z 『N』C 『N』OV xor a, I Perform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, 0x0f; Result: a ← a ^ 0fh Affected flags: 『Y』Z 『N』AC xor IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
xor a, I Perform logic XOR on ACC and immediate data, then put result into ACC. Example: xor a, 0x0f; Result: a ← a ^ 0fh Affected flags: Y J Z 『N J C 『N J AC 『N J OV xor IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
Example: xor a, 0x0f; Result: $a \leftarrow a^{0}$ 0fh Affected flags: $\[Y \] Z \[N \] C \[N \] AC \[N \] OV$ xor IO, aPerform logic XOR on ACC and IO register, then put result into IO register.
Result: $a \leftarrow a^{0}$ Ofh Affected flags: $"Y_JZ "N_JC "N_JAC "N_JOV$ xorIO, aPerform logic XOR on ACC and IO register, then put result into IO register.
Affected flags: 『Y J Z 『N J C 『N J AC 『N J OV xor IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
<i>xor</i> IO, a Perform logic XOR on ACC and IO register, then put result into IO register.
Example: xor pa. a :
Result: pa \leftarrow a ^ pa ; // pa is the data register of port A
Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
<i>xor</i> a, M Perform logic XOR on ACC and memory, then put result into ACC.
Example: <i>xor</i> a, MEM ;
Result: $a \leftarrow a^{A} RAM10$
Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
<i>xor</i> M, a Perform logic XOR on ACC and memory, then put result into memory.
Example: <i>xor</i> MEM, a ;
Result: MEM \leftarrow a ^ MEM
Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV



		Derform 1's complement (logical complement) of ACC							
not a	а	Perform 1's complement (logical complement) of ACC. Example: <i>not</i> a ;							
		Result: $a \leftarrow -a$							
		Affected flags: $[Y_J Z [N_J C [N_J AC [N_J OV]]$							
		Application Example:							
		<i>mov</i> a, 0x38 ; // ACC=0X38							
		not a; // ACC=0XC7							
not N	М	Perform 1's complement (logical complement) of memory.							
		Example: <i>not</i> MEM ;							
		Result: MEM $\leftarrow \sim$ MEM							
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV							
		Application Example:							
		<i>mov</i> a, 0x38 ;							
		mov mem, a; // mem = 0x38							
		not mem; $// mem = 0xC7$							
neg	а	Perform 2's complement of ACC.							
		Example: <i>neg</i> a;							
		Result: a ← 〒a							
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV							
		Application Example:							
		<i>mov</i> a, 0x38 ; // ACC=0X38							
		neg a; // ACC=0XC8							
neg	М	Perform 2's complement of memory.							
-0		Example: neg MEM;							
		Result: MEM ← 〒MEM							
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV							
		Application Example:							
		<i>mov</i> a, 0x38 ;							
		<i>mov</i> mem, a ; // mem = 0x38							
		<i>not</i> mem ; // mem = 0xC8							



7.5. Bit Operation Instructions

set0 IO.n	Set bit n of IO port to low.							
	Example: set0 pa.5;							
	Result: set bit 5 of port A to low							
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV							
set1 IO.n	Set bit n of IO port to high.							
	Example: set1 pb.5;							
	Result: set bit 5 of port B to high							
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV							
<i>swapc</i> IO.n	Swap the nth bit of IO port with carry bit.							
	Example: swapc IO.0;							
	Result: $C \leftarrow IO.0$, $IO.0 \leftarrow C$							
	When IO.0 is a port to output pin, carry C will be sent to IO.0;							
	When IO.0 is a port from input pin, IO.0 will be sent to carry C;							
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV							
	Application Example1 (serial output) :							
	set1 pac.0; // set PA.0 as output							
	set0 flag.1; // C=0							
	swapc pa.0; // move C to PA.0 (bit operation), PA.0=0 set1 flag.1; // C=1							
	swapc pa.0; // C=1 swapc pa.0; // move C to PA.0 (bit operation), PA.0=1							
	Application Example2 (serial input) :							
	set0 pac.0 ; // set PA.0 as input							
	\dots							
	swapcpa.0 ;// read PA.0 to C (bit operation)srca ;// shift C to bit 7 of ACC							
	swapc pa.0; // read PA.0 to C (bit operation)							
	src a; // shift new C to bit 7, old C							
<i>set0</i> M.n	Set bit n of memory to low.							
	Example: set0 MEM.5 ;							
	Result: set bit 5 of MEM to low							
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV							
set1 M.n	Set bit n of memory to high.							
	Example: set1 MEM.5;							
	Result: set bit 5 of MEM to high							
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV							



7.6. Conditional Operation Instructions

ceqsn a, l	Compare ACC with immediate data and skip next instruction if both are equal.						
	Flag will be changed like as $(a \leftarrow a - I)$						
	Example: <i>ceqsn</i> a, 0x55 ;						
	inc MEM;						
	goto error;						
	Result: If a=0x55, then "goto error"; otherwise, "inc MEM".						
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV						
<i>ceqsn</i> a, M	Compare ACC with memory and skip next instruction if both are equal.						
	Flag will be changed like as (a \leftarrow a - M)						
	Example: <i>ceqsn</i> a, MEM;						
	Result: If a=MEM, skip next instruction						
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV						
<i>cneqsn</i> a, M	Compare ACC with memory and skip next instruction if both are not equal.						
	Flag will be changed like as (a \leftarrow a - M)						
	Example: cneqsn a, MEM;						
	Result: If a≠MEM, skip next instruction						
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV						
cneqsn a, l	Compare ACC with immediate data and skip next instruction if both are no equal.						
	Flag will be changed like as (a \leftarrow a - I)						
	Example: cneqsn a,0x55 ;						
	inc MEM;						
	goto error;						
	Result: If a≠0x55, then "goto error"; Otherwise, "inc MEM".						
	Affected flags: "Y Z "Y C "Y AC "Y OV						
t0sn IO.n	Check IO bit and skip next instruction if it's low.						
103/1 10.11	Example: <i>t0sn</i> pa.5;						
	Result: If bit 5 of port A is low, skip next instruction						
	Affected flags: $\llbracket N_{\perp} Z = \llbracket N_{\perp} C = \llbracket N_{\perp} A C = \llbracket N_{\perp} O V$						
t1sn IO.n	Check IO bit and skip next instruction if it's high.						
	Example: t1sn pa.5;						
	Result: If bit 5 of port A is high, skip next instruction						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
<i>t0sn</i> M.n	Check memory bit and skip next instruction if it's low.						
	Example: t0sn MEM.5;						
	Result: If bit 5 of MEM is low, then skip next instruction						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
<i>t1sn</i> M.n	Check memory bit and skip next instruction if it's high.						
	Example: t1sn MEM.5;						
	Result: If bit 5 of MEM is high, then skip next instruction						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
izsn a	Increment ACC and skip next instruction if ACC is zero.						
	Example: <i>izsn</i> a;						
	Result: a ← a + 1,skip next instruction if a = 0						
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV						



dzsn a	Decrement ACC and skip next instruction if ACC is zero.
	Example: <i>dzsn</i> a;
	Result: $A \leftarrow A - 1$, skip next instruction if $a = 0$
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
izsn M	Increment memory and skip next instruction if memory is zero.
	Example: <i>izsn</i> MEM;
	Result: MEM ← MEM + 1, skip next instruction if MEM= 0
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
dzsn M	Decrement memory and skip next instruction if memory is zero.
	Example: dzsn MEM;
	Result: MEM \leftarrow MEM - 1, skip next instruction if MEM = 0
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV

7.7. System control Instructions

call label	Function call, address can be full range address space.
	Example: <i>call</i> function1;
	Result: [sp] ← pc + 1
	pc ← function1
	$sp \leftarrow sp + 2$
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
goto label	Go to specific address which can be full range address space.
	Example: goto error;
	Result: Go to error and execute program.
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ret I	Place immediate data to ACC, then return.
	Example: ret 0x55;
	Result: $A \leftarrow 55h$
	ret ;
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ret	Return to program which had function call.
	Example: ret;
	Result: sp \leftarrow sp - 2
	pc ← [sp]
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
reti	Return to program that is interrupt service routine. After this command is executed, global
	interrupt is enabled automatically.
	Example: <i>reti</i> ;
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
nop	No operation.
	Example: <i>nop</i> ;
	Result: nothing changed
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV



pcadd a	Next program counter is current program counter plus ACC. Example: <i>pcadd a</i> ;									
	Result: pc ← pc + a Affected flags: 『N』Z 『N』C 『N』AC 『N』OV									
	Affected flags: "N_Z "N_C "N_AC "N_OV Application Example:									
	 mov a, 0x02 ; pcadd a ; // PC <- PC+2 goto err1 ;									
	goto correct ; // jump here goto err2 ; goto err3 ;									
	correct: // jump here									
engint	Enable global interrupt enable.									
5	Example: <i>engint</i> ,									
	Result: Interrupt request can be sent to CPU									
	Affected flags: $\[N \] Z \[N \] C \[N \] AC \[N \] OV$									
disgint	Disable global interrupt enable.									
	Example: <i>disgint</i> ; Result: Interrupt request is blocked from CPU									
	Affected flags: "N _J Z "N _J C "N _J AC "N _J OV									
stopsys	System halt.									
	Example: stopsys;									
	Result: Stop the system clocks and halt the system									
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV									
stopexe	CPU halt. The oscillator module is still active to output clock, however, system clock is disabled									
	to save power.									
	Example: stopexe;									
	Result: Stop the system clocks and keep oscillator modules active.									
	Affected flags: $\llbracket N_{\perp}Z \ \llbracket N_{\perp}C \ \llbracket N_{\perp}AC \ \llbracket N_{\perp}OV$									
reset	Reset the whole chip, its operation will be same as hardware reset. Example: <i>reset</i> ,									
	Result: Reset the whole chip.									
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV									
wdreset	Reset Watchdog timer.									
	Example: wdreset;									
	Result: Reset Watchdog timer.									
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV									



7.8. Summary of Instructions Execution Cycle

2T		goto, call, pcadd, ret, reti , idxm
2T	Condition is fulfilled.	and a second the standing income
1T	Condition is not fulfilled.	ceqsn, cneqsn, t0sn, t1sn, dzsn, izsn
1T		Others

7.9. Summary of affected flags by Instructions

Instruction	Z	С	AC	ov	Instruction	z	С	AC	ov	Instruction	z	С	AC	ov
mov a, l	-	-	-	-	mov M,a	-	-	-	-	mov a, M	Y	-	-	-
mov a, IO	Υ	-	-	-	mov IO, a	-	-	-	-	ldt16 word	-	-	-	-
stt16 word	-	-	-	-	idxm a, index	-	-	-	-	idxm index, a	-	I	-	-
xch M	-	-	-	-	pushaf	-	-	-	-	popaf	Y	Y	Y	Υ
add a, l	Y	Y	Y	Y	add a, M	Y	Υ	Y	Y	add M, a	Y	Y	Y	Y
addc a, M	Y	Y	Y	Y	addc M, a	Y	Υ	Y	Y	addc a	Y	Y	Y	Y
addc M	Y	Y	Y	Y	sub a, l	Y	Y	Y	Y	sub a, M	Y	Y	Y	Y
sub M, a	Y	Y	Y	Y	subc a, M	Y	Υ	Y	Y	subc M, a	Y	Y	Y	Y
subc a	Y	Y	Y	Y	subc M	Y	Y	Y	Y	inc M	Y	Y	Y	Y
dec M	Y	Y	Y	Y	clear M	-	-	-	-	sr a	-	Y	-	-
src a	-	Υ	-	-	sr M	-	Y	-	-	src M	-	Y	-	-
sl a	-	Y	-	-	slc a	-	Υ	-	-	sl M	-	Y	-	-
slc M	-	Y	-	-	swap a	-	-	-	-	and a, l	Y	-	-	-
and a, M	Y	-	-	-	and M, a	Y	-	-	-	or a, l	Y	-	-	-
or a, M	Y	-	-	-	or M,a	Y	-	-	-	xor a, l	Y	-	-	-
xor IO, a	-	-	-	-	xor a, M	Y	-	-	-	xor M, a	Y	-	-	-
not a	Y	-	-	-	not M	Y	-	-	-	neg a	Y	-	-	-
neg M	Y	-	-	-	set0 IO.n	-	-	-	-	set1 IO.n	-	-	-	-
set0 M.n	-	-	-	-	set1 M.n	-	-	-	-	ceqsn a, l	Y	Y	Y	Y
ceqsn a, M	Y	Υ	Υ	Υ	t0sn IO.n	-	-	-	-	t1sn IO.n	-	-	-	-
t0sn M.n	-	-	-	-	t1sn M.n	-	-	-	-	izsn a	Y	Y	Y	Y
dzsn a	Υ	Υ	Υ	Υ	izsn M	Y	Υ	Υ	Y	dzsn M	Υ	Υ	Υ	Y
call label	-	-	-	-	goto label	-	-	-	-	ret I	-	-	-	-
ret	-	-	-	-	reti	-	-	-	-	nop	-	-	-	-
pcadd a	-	-	-	-	engint	-	-	-	-	disgint	-	-	-	-
stopsys	-	-	-	-	stopexe	-	-	-	-	reset	-	-	-	-
wdreset	-	-	-	-	swapc IO.n	-	Υ	-	-	ceqsn a, l	Y	Y	Y	Y
cneqsn a, M	Y	Υ	Υ	Υ										

7.10. BIT definition

Bit access of RAM is only available for address from 0x00 to 0x3F.



8. Code Options

Option	Selection	Description						
Security	Enable	Security Enable						
Security	Disable	Security Disable						
PB4 PB5 Drive	Normal	PB4 & PB5 Drive/ Sink Current= 5mA/ 10mA						
FB4_FB5_DIIve	Strong	PB4 & PB5 Drive/ Sink Current=20mA/ 40mA						
	4.0V	LVR typical range 4.0V						
	3.5V	LVR typical range 3.5V						
	3.0V	LVR typical range 3.0V						
	2.75V	LVR typical range 2.75V						
LVR	2.5V	LVR typical range 2.5V						
	2.2V	LVR typical range 2.2V						
	2.0V	LVR typical range 2.0V						
	1.8V	LVR typical range 1.8V						
	Slow	About 3000 ILRC clock cycles						
Boot-up_Time	Fast	About 45 ILRC clock cycles						
laternant OneO	PA.0	INTEN/ INTRQ.Bit0 is for PA.0						
Interrupt Src0	PB.5	INTEN/ INTRQ.Bit0 is for PB.5						
	PB.0	INTEN/ INTRQ.Bit1 is for PB.0						
Interrupt Src1	PA.4	INTEN/ INTRQ.Bit1 is for PA.4						
	All Edge	GPC INT both Rising & Falling edge trigger						
Comparator Edge	Rising Edge	GPC INT at Rising edge trigger						
	Falling Edge	GPC INT at Falling edge trigger						
	Disable	GPC/ PWM are independent						
GPC_PWM	Enable	GPC output control PWM output (ICE does NOT Support.)						
	16MHZ	When tm2c[7:4]= 0010, TM2 clock source = IHRC = 16MHZ						
		When tm3c[7:4]= 0010, TM3 clock source = IHRC = 16MHZ						
TMX Source		When tm2c[7:4]= 0010, TM2 clock source = IHRC*2 = 32MHZ						
	32MHZ	When tm3c[7:4]= 0010, TM3 clock source = IHRC*2 = 32MHZ						
		(ICE does NOT Support.)						
	6 Bit	When tm2s.7=1, TM2 PWM resolution is 6 Bit						
		When tm3s.7=1, TM3 PWM resolution is 6 Bit						
TMX Bit		When tm2s.7=1, TM2 PWM resolution is 7 Bit						
	7 Bit	When tm3s.7=1, TM3 PWM resolution is 7 Bit						
		(ICE does NOT Support.)						
TM2 Out1	PB0	tm2c[3:2]=1 for PB0 as TM2 Output (ICE does NOT Support.)						
	PB2	tm2c[3:2]=1 for PB2 as TM2 Output						



9. Special Notes

This chapter is to remind user who use PMS171B series IC in order to avoid frequent errors upon operation.

9.1. Warning

User must read all application notes of the IC by detail before using it. Please download the related application notes from the following link:

http://www.padauk.com.tw/tw/technical/index.aspx

9.2. Using IC

9.2.1. IO pin usage and setting

- (1) IO pin as digital input
 - When IO is set as digital input, the level of Vih and Vil would changes with the voltage and temperature. Please follow the minimum value of Vih and the maximum value of Vil.
 - The value of internal pull high resistor would also changes with the voltage, temperature and pin voltage. It is not the fixed value.
- (2) IO pin as digital input and enable wakeup function
 - Configure IO pin as input
 - Set PADIER and PBDIER registers to set the corresponding bit to 1.
- (3) PA5 is set to be output pin
 - PA5 can be set to be Open-Drain output pin only, output high requires adding pull-high resistor externally.
- (4) PA5 is set to be PRSTB input pin
 - Configure PA5 as input
 - Set CLKMD.0=1 to enable PA5 as PRSTB input pin
- (5) PA5 is set to be input pin and to connect with a push button or a switch by a long wire
 - Needs to put a >33 Ω resistor in between PA5 and the long wire
 - Avoid using PA5 as input in such application.
- (6) PA7 and PA6 as external crystal oscillator
 - Configure PA7 and PA6 as input
 - Disable PA7 and PA6 internal pull-high resistor
 - Configure PADIER register to set PA6 and PA7 as analog input
 - EOSCR register bit [6:5] selects corresponding crystal oscillator frequency :
 - \diamond 01 : for lower frequency, ex : 32KHz
 - ♦ 10 : for middle frequency, ex : 455KHz,1MHz
 - ♦ 11 : for higher frequency, ex : 4MHz
 - Program EOSCR.7 =1 to enable crystal oscillator
 - Ensure EOSC working well before switching from IHRC or ILRC to EOSC



Note: Please read the PMC-APN013 carefully. According to PMC-APN013, the crystal oscillator should be used reasonably. If the following situations happen to cause IC start-up slowly or non-startup, PADAUK Technology is not responsible for this: the quality of the user's crystal oscillator is not good, the usage conditions are unreasonable, the PCB cleaner leakage current, or the PCB layouts are unreasonable.

9.2.2. Interrupt

- (1) When using the interrupt function, the procedure should be:
 - Step1: Set INTEN register, enable the interrupt control bit
 - Step2: Clear INTRQ register
 - Step3: In the main program, using ENGINT to enable CPU interrupt function
 - Step4: Wait for interrupt. When interrupt occurs, enter to Interrupt Service Routine
 - Step5: After the Interrupt Service Routine being executed, return to the main program
 - *Use DISGINT in the main program to disable all interrupts
 - *When interrupt service routine starts, use PUSHAF instruction to save ALU and FLAG register. POPAF instruction is to restore ALU and FLAG register before RETI as below:

```
status will be restored
```

- (2) INTEN and INTRQ have no initial values. Please set required value before enabling interrupt function
- (3) There are two sets of external IO pin interrupt source. Every set is decided by code option Interrupt Src0 and Interrupt Src1 corresponding to the unique interrupt pin. Please comply with the *inten / intrq / integs* register when selecting IO pin.

9.2.3. System clock switching

- (1) System clock can be switched by CLKMD register. Please notice that, NEVER switch the system clock and turn off the original clock source at the same time. For example: When switching from clock A to clock B, please switch to clock B first; and after that turn off the clock A oscillator through CLKMD.
 - Example : Switch system clock from ILRC to IHRC/2
 - CLKMD = 0x36; // switch to IHRC, *ILRC cannot be disabled here*
 - CLKMD.2 = 0; // ILRC can be disabled at this time
 - ERROR: Switch ILRC to IHRC and turn off ILRC simultaneously
 - CLKMD = 0x50; // MCU will hang
- (2) Please ensure the EOSC oscillation has established before switching from ILRC or IHRC to EOSC. MCU will not check its status. Please wait for a while after enabling EOSC. System clock can be switched to



EOSC afterwards. Otherwise, MCU will hang. The example for switching system clock from ILRC to 4MHz EOSC after boot up as below:

	.ADJUST_IC	DISABLE	
	CLKMD.1 = 0;		// turn off WDT for executing delay instruction
	\$ EOSCR	Enable, 4MHz;	// 4MHz EOSC start to oscillate
			// Delay for EOSC establishment
\$ T16M EOSC, /1, BIT10			
	Word Count =	0;	
Stt16 Count;			
Intrq.T16 = 0;			
	while(!Intrq.T16) NULL;		
	CLKMD = 0x	:A4;	// ILRC -> EOSC;
CLKMD.2 = 0;			// turn off ILRC only if necessary

The delay duration should be adjusted in accordance with the characteristic of the crystal and PCB. To measure the oscillator signal by the oscilloscope, please select (x10) on the probe and measure through PA6(X2) pin to avoid the interference on the oscillator.

9.2.4. Watchdog

Watchdog will be inactive once ILRC is disabled.

9.2.5. TIMER time out

When select \$ INTEGS BIT_R (default value) and T16M counter BIT8 to generate interrupt, if T16M counts from 0, the first interrupt will occur when the counter reaches to 0x100 (BIT8 from 0 to 1) and the second interrupt will occur when the counter reaches 0x300 (BIT8 from 0 to 1). Therefore, selecting BIT8 as 1 to generate interrupt means that the interrupt occurs every 512 counts. Please notice that if T16M counter is restarted, the next interrupt will occur once Bit8 turns from 0 to 1.

If select \$ INTEGS BIT_F(BIT triggers from 1 to 0) and T16M counter BIT8 to generate interrupt, the T16M counter changes to an interrupt every 0x200/0x400/0x600/. Please pay attention to two differences with setting INTEGS methods.

9.2.6. IHRC

- (1) The IHRC frequency calibration is performed when IC is programmed by the writer.
- (2) Because the characteristic of the Epoxy Molding Compound (EMC) would some degrees affects the IHRC frequency (either for package or COB), if the calibration is done before molding process, the actual IHRC frequency after molding may be deviated or becomes out of spec. Normally, the frequency is getting slower a bit.
- (3) It usually happens in COB package or Quick Turnover Programming (QTP). And PADAUK would not take any responsibility for this situation.



(4) Users can make some compensatory adjustments according to their own experiences. For example, users can set IHRC frequency to be 0.5% ~ 1% higher and aim to get better re-targeting after molding.


9.2.7. LVR

User can set MISC.2 as "1" to disable LVR. However, V_{DD} must be kept as exceeding the lowest working voltage of chip; Otherwise IC may work abnormally.

9.2.8. Programming Writing

There are 6 signals for programming PMS171B: PA3, PA4, PA5, PA6, V_{DD} , and GND.

If using PDK3S-P-002 to program PMS171B, please put the jumper over CN39. For 16pin package, please put the IC at the very top of the Textool. For 10pin package (such as MSOP10), please put the IC downwards by three spaces. For 8pin package, please put the IC downwards by four spaces from the top of the Textool. Other packages could be programmed by appropriate connection by the users. All the signals on the left side pins of the jumper are identical and same as the labeled on CN42 at left bottom corner: they are V_{DD}, PA0 (not required), PA3, PA4, PA5, PA6, PA7 (not required), and GND.



If user use PDK5S-P-003 or above to program, please follow the instruction displayed at the software to connect the jumper.

- Special notes about voltage and current while Multi-Chip-Package(MCP) or On-Board Programming
- (1) PA5 (V_{PP}) may be higher than 11V.
- (2) V_{DD} may be higher than 6.5V, and its maximum current may reach about 20mA.
- (3) All other signal pins level (except GND) are the same as V_{DD} .

User should confirm when using this product in MCP or On-Board Programming, the peripheral circuit or components will not be destroyed or limit the above voltages.



9.3 Using ICE

- (1) PDK5S-I-S01/2(B) supports PMS171B MCU emulation work, the following items should be noted when using PDK5S-I-S01/2(B) to emulate PMS171B:
 - PDK5S-I-S01/2(B) doesn't support SYSCLK=ILRC/16 of PMS171B.
 - PDK5S-I-S01/2(B) doesn't support the function **TM2C.PB0** of PMS171B.
 - PDK5S-I-S01/2(B) doesn't support the code options: GPC_PWM, TMx_source, TMx_bit, TM2_Out1.
 - PDK5S-I-S01/2(B) doesn't support the function PBPL (PB pull low)
 - The ICE's GPCS wake up function is invalid. If comparator is enabled, CPU may be wake up whereas CPU will be not wake definitely.
 - When using PB1 in ADCRGC, PA1 must float.
 - When using GPCC output, PA3 will be influenced.
 - Fast Wakeup time is different from ICE: 128 SysClk, PMS171B: 45 ILRC
 - Watch dog time out period is different from ICE:

WDT period	PDK5S-I-S01/2(B)	PMS171B
misc[1:0]=00	2048 * T _{ILRC}	8192 * T _{ILRC}
misc[1:0]=01	4096 * T _{ILRC}	16384 * T _{ILRC}
misc[1:0]=10	16384 * T _{ILRC}	65536 * T _{ILRC}
misc[1:0]=11	256 * T _{ILRC}	262144 * T _{ILRC}